View PIC16C52_5001093.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

m 1998 microchip technology inc. preliminary ds30453b-page 1 pic16c5x devices included in this data sheet: PIC16C52 pic16c54s pic16cr54s pic16c55s pic16c56s pic16cr56s pic16c57s pic16cr57s pic16c58s pic16cr58s high-performance risc cpu: only 33 single word instructions to learn all instructions are single cycle (200 ns) except for program branches which are two-cycle operating speed: dc - 20 mhz clock input dc - 200 ns instruction cycle note: the letter "s" used following the part numbers throughout this document indicate plural, meaning there is more than one part variety for the indicated device. device pins i/o eprom/ rom ram PIC16C52 18 12 384 25 pic16c54 18 12 512 25 pic16c54a 18 12 512 25 pic16c54b 18 12 512 25 pic16c54c 18 12 512 25 pic16cr54a 18 12 512 25 pic16cr54b 18 12 512 25 pic16cr54c 18 12 512 25 pic16c55 28 20 512 24 pic16c55a 28 20 512 24 pic16c56 18 12 1k 25 pic16c56a 18 12 1k 25 pic16cr56a 18 12 1k 25 pic16c57 28 20 2k 72 pic16c57c 28 20 2k 72 pic16cr57b 28 20 2k 72 pic16cr57c 28 20 2k 72 pic16c58a 18 12 2k 73 pic16c58b 18 12 2k 73 pic16cr58a 18 12 2k 73 pic16cr58b 18 12 2k 73 12-bit wide instructions 8-bit wide data path seven or eight special function hardware registers two-level deep hardware stack direct, indirect and relative addressing modes for data and instructions peripheral features: 8-bit real time clock/counter (tmr0) with 8-bit programmable prescaler power-on reset (por) device reset timer (drt) watchdog timer (wdt) with its own on-chip rc oscillator for reliable operation programmable code-protection power saving sleep mode selectable oscillator options: - rc: low-cost rc oscillator - xt: standard crystal/resonator - hs: high-speed crystal/resonator - lp: power saving, low-frequency crystal cmos technology: low-power, high-speed cmos eprom/rom technology fully static design wide-operating voltage and temperature range: - eprom commercial/industrial 2.0v to 6.25v - rom commercial/industrial 2.0v to 6.25v - eprom extended 2.5v to 6.0v - rom extended 2.5v to 6.0v low-power consumption - < 2 ma typical @ 5v, 4 mhz - 15 m a typical @ 3v, 32 khz - < 0.6 m a typical standby current (with wdt disabled) @ 3v, 0 c to 70 c note: in this document, ?ure and table titles refer to all varieties of the part number indicated, (i.e., the title "figure 14-1: load conditions - pic16c54a", also refers to pic16lc54a and pic16lv54a parts). eprom/rom-based 8-bit cmos microcontroller series
pic16c5x ds30453b-page 2 preliminary 1998 microchip technology inc. pin diagrams pdip, soic, windowed cerdip pic16cr54s pic16c58s pic16cr58s pic16c54s ra1 ra0 osc1/clkin osc2/clkout v dd v dd rb7 rb6 rb5 rb4 ra2 ra3 t0cki mclr /v pp v ss v ss rb0 rb1 rb2 rb3 1 2 3 4 5 6 7 8 9 10 20 19 18 17 16 15 14 13 12 11 ssop pic16c56s pic16cr56s pic16cr54s pic16c58s pic16cr58s pic16c54s pic16c56s pic16cr56s ra2 ra3 t0cki mclr /v pp v ss rb0 rb1 rb2 rb3 1 2 3 4 5 6 7 8 9 10 18 17 16 15 14 13 12 11 ra1 ra0 osc1/clkin osc2/clkout v dd rb7 rb6 rb5 rb4 PIC16C52s 28 27 26 25 24 23 22 21 20 19 18 17 16 15 ? 2 3 4 5 6 7 8 9 10 11 12 13 14 pdip, soic, windowed cerdip pic16c57s pic16c55s mclr /v pp osc1/clkin osc2/clkout rc7 rc6 rc5 rc4 rc3 rc2 rc1 rc0 rb7 rb6 rb5 t0cki v dd v ss ra0 ra1 ra2 ra3 rb0 rb1 rb2 rb3 rb4 1 2 3 4 5 6 7 8 9 10 11 12 13 14 28 27 26 25 24 23 22 21 20 19 18 17 16 15 pic16c57s ssop pic16c55s v dd v ss pic16cr57s pic16cr57s t0cki v dd n/c v ss n/c ra0 ra1 ra2 ra3 rb0 rb1 rb2 rb3 rb4 mclr /v pp osc1/clkin osc2/clkout rc7 rc6 rc5 rc4 rc3 rc2 rc1 rc0 rb7 rb6 rb5
1998 microchip technology inc. preliminary ds30453b-page 3 pic16c5x device differences note 1: if you change from this device to another device, please verify oscillator characteristics in your application. note 2: in pic16lv58a, mclr filter = yes device voltage range oscillator selection (program) oscillator process technology (microns) rom equivalent mclr filter PIC16C52 3.0-6.25 user see note 1 0.9 no pic16c54 2.5-6.25 factory see note 1 1.2 pic16cr54a no pic16c54a 2.0-6.25 user see note 1 0.9 no pic16c54b 2.5-5.5 user see note 1 0.7 pic16cr54b yes pic16c54c 2.5-5.5 user see note 1 0.7 pic16cr54c yes pic16c55 2.5-6.25 factory see note 1 1.7 no pic16c55a 2.5-5.5 user see note 1 0.7 yes pic16c56 2.5-6.25 factory see note 1 1.7 no pic16c56a 2.5-5.5 user see note 1 0.7 pic16cr56a yes pic16c57 2.5-6.25 factory see note 1 1.2 no pic16c57c 2.5-5.5 user see note 1 0.7 pic16cr57c yes pic16c58a 2.0-6.25 user see note 1 0.9 pic16cr58a no (2) pic16c58b 2.5-5.5 user see note 1 0.7 pic16cr58b yes pic16cr54a 2.5-6.25 factory see note 1 1.2 n/a yes pic16cr54b 2.5-5.5 factory see note 1 0.7 n/a yes pic16cr54c 2.5-5.5 factory see note 1 0.7 n/a yes pic16cr56a 2.5-5.5 factory see note 1 0.7 n/a yes pic16cr57b 2.5-6.25 factory see note 1 0.9 n/a yes pic16cr57c 2.5-5.5 factory see note 1 0.7 n/a yes pic16cr58a 2.5-6.25 factory see note 1 0.9 n/a yes pic16cr58b 2.5-5.5 factory see note 1 0.7 n/a yes
pic16c5x ds30453b-page 4 preliminary 1998 microchip technology inc. table of contents 1.0 general description ......................................................................................................... ....................................5 2.0 pic16c5x device varieties................................................................................................... ..............................7 3.0 architectural overview...................................................................................................... ...................................9 4.0 memory organization ......................................................................................................... ...............................15 5.0 i/o ports................................................................................................................... ..........................................25 6.0 timer0 module and tmr0 register............................................................................................. ......................27 7.0 special features of the cpu ................................................................................................. ............................31 8.0 instruction set summary ..................................................................................................... ..............................43 9.0 development support ......................................................................................................... ...............................55 10.0 electrical characteristics - PIC16C52...................................................................................... ..........................59 11.0 electrical characteristics - pic16c54/55/56/57............................................................................. ....................67 12.0 dc and ac characteristics - pic16c54/55/56/57 .............................................................................. ...............81 13.0 electrical characteristics - pic16cr54a.................................................................................... .......................89 14.0 electrical characteristics - pic16c54a ..................................................................................... ......................103 15.0 electrical characteristics - pic16cr57b.................................................................................... .....................117 16.0 electrical characteristics - pic16c58a ..................................................................................... ......................131 17.0 electrical characteristics - pic16cr58a.................................................................................... .....................145 18.0 dc and ac characteristics - pic16c54a/cr57b/c58a/cr58a ....................................................................1 59 19.0 electrical characteristics - pic16c54b/c54c/cr54b/cr54c/c55a/c56a/cr56a/c57c/cr57c/c58b/cr58b ....................................171 20.0 dc and ac characteristics - pic16c54b/c54c/cr54b/cr54c/c55a/c56a/cr56a/c57c/cr57c/c58b/cr58b ....................................183 21.0 packaging information ...................................................................................................... ...............................195 appendix a: compatibility ...................................................................................................... .....................................207 index .......................................................................................................................... ...............................................209 on-line support ................................................................................................................ ..........................................211 pic16c5x product identification system......................................................................................... ...........................213 pic16c54/55/56/57 product identification system ................................................................................ .....................214 to our valued customers most current data sheet to obtain the most up-to-date version of this data sheet, please check our worldwide web site at: http://www.microchip.com you can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page . the last character of the literature number is the version number. e.g., ds30000a is version a of document ds30000. errata an errata sheet may exist for current devices, describing minor operational differences (from the data sheet) and recommended workarounds. as device/documentation issues become known to us, we will publish an errata sheet. the errata will specify the re vi- sion of silicon and revision of document to which it applies. to determine if an errata sheet exists for a particular device, please check with one of the following: microchips worldwide web site; http://www.microchip.com your local microchip sales of?e (see last page) the microchip corporate literature center; u.s. fax: (602) 786-7277 when contacting a sales of?e or the literature center, please specify which device, revision of silicon and data sheet (includ e lit- erature number) you are using. corrections to this data sheet we constantly strive to improve the quality of all our products and documentation. we have spent a great deal of time to ensure that this document is correct. however, we realize that we may have missed a few things. if you ?d any information that is mis sing or appears in error, please: fill out and mail in the reader response form in the back of this data sheet. e-mail us at webmaster@microchip.com. we appreciate your assistance in making this a better document.
1998 microchip technology inc. preliminary ds30453b-page 5 pic16c5x 1.0 general description the pic16c5x from microchip technology is a family of low-cost, high performance, 8-bit, fully static, eprom/ rom-based cmos microcontrollers. it employs a risc architecture with only 33 single word/single cycle instructions. all instructions are sin- gle cycle (200 ns) except for program branches which take two cycles. the pic16c5x delivers performance an order of magnitude higher than its competitors in the same price category. the 12-bit wide instructions are highly symmetrical resulting in 2:1 code compression over other 8-bit microcontrollers in its class. the easy to use and easy to remember instruction set reduces development time signi?antly. the pic16c5x products are equipped with special fea- tures that reduce system cost and power requirements. the power-on reset (por) and device reset timer (drt) eliminate the need for external reset circuitry. there are four oscillator con?urations to choose from, including the power-saving lp (low power) oscillator and cost saving rc oscillator. power saving sleep mode, watchdog timer and code protection features improve system cost, power and reliability. the uv erasable cerdip packaged versions are ideal for code development, while the cost-effective one time programmable (otp) versions are suitable for production in any volume. the customer can take full advantage of microchips price leadership in otp microcontrollers while bene?ing from the otps ?xibility. the pic16c5x products are supported by a full-featured macro assembler, a software simulator, an in-circuit emulator, a ? compiler, fuzzy logic support tools, a low-cost development programmer, and a full featured programmer. all the tools are supported on ibm pc and compatible machines. 1.1 applications the pic16c5x series ?s perfectly in applications rang- ing from high-speed automotive and appliance motor control to low-power remote transmitters/receivers, pointing devices and telecom processors. the eprom technology makes customizing application programs (transmitter codes, motor speeds, receiver frequen- cies, etc.) extremely fast and convenient. the small footprint packages, for through hole or surface mount- ing, make this microcontroller series perfect for applica- tions with space limitations. low-cost, low-power, high performance, ease of use and i/o ?xibility make the pic16c5x series very versatile even in areas where no microcontroller use has been considered before (e.g., timer functions, replacement of ?lue logic in larger systems, coprocessor applications).
pic16c5x ds30453b-page 6 preliminary 1998 microchip technology inc. table 1-1: pic16c5x family of devices PIC16C52 pic16c54s pic16cr54s pic16c55s pic16c56s clock maximum frequency of operation (mhz) 42020 2020 memory eprom program memory (x12 words) 384 512 512 1k rom program memory (x12 words) 512 ram data memory (bytes) 25 25 25 24 25 peripherals timer module(s) tmr0 tmr0 tmr0 tmr0 tmr0 features i/o pins 12 12 12 20 12 number of instructions 33 33 33 33 33 packages 18-pin dip, soic 18-pin dip, soic; 20-pin ssop 18-pin dip, soic; 20-pin ssop 28-pin dip, soic; 28-pin ssop 18-pin dip, soic; 20-pin ssop all picmicro family devices have power-on reset, selectable watchdog timer (except PIC16C52), selectable code protect and high i/o current capability. pic16cr56s pic16c57s pic16cr57s pic16c58s pic16cr58s clock maximum frequency of operation (mhz) 20 20 20 20 20 memory eprom program memory (x12 words) 2k 2k rom program memory (x12 words) 1k 2k 2k ram data memory (bytes) 25 72 72 73 73 peripherals timer module(s) tmr0 tmr0 tmr0 tmr0 tmr0 features i/o pins 12 20 20 12 12 number of instructions 33 33 33 33 33 packages 18-pin dip, soic; 20-pin ssop 28-pin dip, soic; 28-pin ssop 28-pin dip, soic; 28-pin ssop 18-pin dip, soic; 20-pin ssop 18-pin dip, soic; 20-pin ssop all picmicro family devices have power-on reset, selectable watchdog timer (except PIC16C52), selectable code protect and high i/o current capability.
1998 microchip technology inc. preliminary ds30453b-page 7 pic16c5x 2.0 pic16c5x device varieties a variety of frequency ranges and packaging options are available. depending on application and production requirements, the proper device option can be selected using the information in this section. when placing orders, please use the pic16c5x product identi?ation system at the back of this data sheet to specify the correct part number. for the pic16c5x family of devices, there are four device types, as indicated in the device number: 1. c , as in pic16c54. these devices have eprom program memory and operate over the standard voltage range. 2. lc , as in pic16lc54a. these devices have eprom program memory and operate over an extended voltage range. 3. lv , as in pic16lv54a. these devices have eprom program memory and operate over a 2.0v to 3.8v range. 4. cr , as in pic16cr54a. these devices have rom program memory and operate over the standard voltage range. 5. lcr , as in pic16lcr54b. these devices have rom program memory and operate over an extended voltage range. 2.1 u v erasab le de vices (epr om) the uv erasable versions, offered in cerdip packages, are optimal for prototype development and pilot programs uv erasable devices can be programmed for any of the four oscillator con?urations. microchip's picstart and pro mate programmers both support programming of the pic16c5x. third party programmers also are available; refer to the third party guide for a list of sources. 2.2 one-time-pr ogrammab le (o tp) de vices the availability of otp devices is especially useful for customers expecting frequent code changes and updates. the otp devices, packaged in plastic packages, permit the user to program them once. in addition to the program memory, the con?uration bits must be programmed. 2.3 quic k-t urnar ound-pr oduction (qtp) de vices microchip offers a qtp programming service for factory production orders. this service is made available for users who choose not to program a medium to high quantity of units and whose code patterns have stabilized. the devices are identical to the otp devices but with all eprom locations and con?uration bit options already programmed by the factory. certain code and prototype veri?ation procedures apply before production shipments are available. please contact your microchip technology sales of?e for more details. 2.4 serializ ed quic k-t urnar ound-pr oduction (sqtp ) de vices microchip offers the unique programming service where a few user-de?ed locations in each device are programmed with different serial numbers. the serial numbers may be random, pseudo-random or sequential. the devices are identical to the otp devices but with all eprom locations and con?uration bit options already programmed by the factory. serial programming allows each device to have a unique number which can serve as an entry code, password or id number. 2.5 read onl y memor y (r om) de vices microchip offers masked rom versions of several of the highest volume parts, giving the customer a low cost option for high volume, mature products. sm
pic16c5x ds30453b-page 8 preliminary 1998 microchip technology inc. notes:
1998 microchip technology inc. preliminary ds30453b-page 9 pic16c5x 3.0 architectural overview the high performance of the pic16c5x family can be attributed to a number of architectural features commonly found in risc microprocessors. to begin with, the pic16c5x uses a harvard architecture in which program and data are accessed on separate buses. this improves bandwidth over traditional von neumann architecture where program and data are fetched on the same bus. separating program and data memory further allows instructions to be sized differently than the 8-bit wide data word. instruction opcodes are 12-bits wide making it possible to have all single word instructions. a 12-bit wide program memory access bus fetches a 12-bit instruction in a single cycle. a two-stage pipeline overlaps fetch and execution of instructions. consequently, all instructions (33) execute in a single cycle (200ns @ 20mhz) except for program branches. the PIC16C52 addresses 384 x 12 of program memory, the pic16c54s/cr54s and pic16c55s address 512 x 12 of program memory, the pic16c56s/cr56s address 1k x 12 of program memory, and the pic16c57s/cr57s and pic16c58s/cr58s address 2k x 12 of program memory. all program memory is internal. the pic16c5x can directly or indirectly address its register ?es and data memory. all special function registers including the program counter are mapped in the data memory. the pic16c5x has a highly orthogonal (symmetrical) instruction set that makes it possible to carry out any operation on any register using any addressing mode. this symmetrical nature and lack of ?pecial optimal situations make programming with the pic16c5x simple yet ef?ient. in addition, the learning curve is reduced signi?antly. the pic16c5x device contains an 8-bit alu and working register. the alu is a general purpose arithmetic unit. it performs arithmetic and boolean functions between data in the working register and any register ?e. the alu is 8-bits wide and capable of addition, subtraction, shift and logical operations. unless otherwise mentioned, arithmetic operations are two's complement in nature. in two-operand instructions, typically one operand is the w (working) register. the other operand is either a ?e register or an immediate constant. in single operand instructions, the operand is either the w register or a ?e register. the w register is an 8-bit working register used for alu operations. it is not an addressable register. depending on the instruction executed, the alu may affect the values of the carry (c), digit carry (dc), and zero (z) bits in the status register. the c and dc bits operate as a borr o w and digit borr o w out bit, respectively, in subtraction. see the subwf and addwf instructions for examples. a simpli?d block diagram is shown in figure 3-1, with the corresponding device pins described in table 3-1.
pic16c5x ds30453b-page 10 preliminary 1998 microchip technology inc. figure 3-1: pic16c5x series block diagram wdt time out 8 stack 1 stack 2 eprom/rom 384 x 12 to 2048 x 12 instruction register instruction decoder watchdog timer configuration word oscillator/ timing & control general purpose register file (sram) 24, 25, 72 or 73 bytes wdt/tmr0 prescaler option reg. ?ption ?leep ?ode protect ?sc select direct address tmr0 from w from w ?ris 5 ?ris 6 ?ris 7 fsr trisa porta trisb portc trisc portb from w t0cki pin 9-11 9-11 12 12 8 w 4 4 4 data b u s 8 8 8 8 8 8 8 alu status from w clkout 8 9 6 5 5-7 osc1 osc2 mclr literals pc ?isable 2 ra3:ra0 rb7:rb0 rc7:rc0 (28-pin devices only) direct ram address
1998 microchip technology inc. preliminary ds30453b-page 11 pic16c5x table 3-1: pinout description - PIC16C52, pic16c54s, pic16cr54s, pic16c56s, pic16cr56s, pic16c58s, pic16cr58s name dip, soic no. ssop no. i/o/p type input levels description ra0 ra1 ra2 ra3 17 18 1 2 19 20 1 2 i/o i/o i/o i/o ttl ttl ttl ttl bi-directional i/o port rb0 rb1 rb2 rb3 rb4 rb5 rb6 rb7 6 7 8 9 10 11 12 13 7 8 9 10 11 12 13 14 i/o i/o i/o i/o i/o i/o i/o i/o ttl ttl ttl ttl ttl ttl ttl ttl bi-directional i/o port t0cki 3 3 i st clock input to timer0. must be tied to v ss or v dd, if not in use, to reduce current consumption. mclr /v pp 4 4 i st master clear (reset) input/programming voltage input. this pin is an active low reset to the device. voltage on the mclr /v pp pin must not exceed v dd to avoid unintended entering of programming mode. osc1/clkin 16 18 i st oscillator crystal input/external clock source input. osc2/clkout 15 17 o oscillator crystal output. connects to crystal or resonator in crystal oscillator mode. in rc mode, osc2 pin outputs clkout which has 1/4 the frequency of osc1, and denotes the instruction cycle rate. v dd 14 15,16 p positive supply for logic and i/o pins. v ss 5 5,6 p ground reference for logic and i/o pins. legend: i = input, o = output, i/o = input/output, p = power, ?= not used, ttl = ttl input, st = schmitt trigger input
pic16c5x ds30453b-page 12 preliminary 1998 microchip technology inc. table 3-2: pinout description - pic16c55s, pic16c57s, pic16cr57s name dip, soic no. ssop no. i/o/p type input levels description ra0 ra1 ra2 ra3 6 7 8 9 5 6 7 8 i/o i/o i/o i/o ttl ttl ttl ttl bi-directional i/o port rb0 rb1 rb2 rb3 rb4 rb5 rb6 rb7 10 11 12 13 14 15 16 17 9 10 11 12 13 15 16 17 i/o i/o i/o i/o i/o i/o i/o i/o ttl ttl ttl ttl ttl ttl ttl ttl bi-directional i/o port rc0 rc1 rc2 rc3 rc4 rc5 rc6 rc7 18 19 20 21 22 23 24 25 18 19 20 21 22 23 24 25 i/o i/o i/o i/o i/o i/o i/o i/o ttl ttl ttl ttl ttl ttl ttl ttl bi-directional i/o port t0cki 1 2 i st clock input to timer0. must be tied to v ss or v dd if not in use to reduce current consumption. mclr 28 28 i st master clear (reset) input. this pin is an active low reset to the device. osc1/clkin 27 27 i st oscillator crystal input/external clock source input. osc2/clkout 26 26 o oscillator crystal output. connects to crystal or resonator in crystal oscillator mode. in rc mode, osc2 pin outputs clkout which has 1/4 the frequency of osc1, and denotes the instruction cycle rate. v dd 2 3,4 p positive supply for logic and i/o pins. v ss 4 1,14 p ground reference for logic and i/o pins. n/c 3,5 unused, do not connect legend: i = input, o = output, i/o = input/output, p = power, ?= not used, ttl = ttl input, st = schmitt trigger input
1998 microchip technology inc. preliminary ds30453b-page 13 pic16c5x 3.1 cloc king sc heme/ instruction cyc le the clock input (osc1/clkin pin) is internally divided by four to generate four non-overlapping quadrature clocks namely q1, q2, q3 and q4. internally, the program counter is incremented every q1, and the instruction is fetched from program memory and latched into instruction register in q4. it is decoded and executed during the following q1 through q4. the clocks and instruction execution ?w is shown in figure 3-2 and example 3-1. 3.2 instruction flo w/pipelining an instruction cycle consists of four q cycles (q1, q2, q3 and q4). the instruction fetch and execute are pipelined such that fetch takes one instruction cycle while decode and execute takes another instruction cycle. however, due to the pipelining, each instruction effectively executes in one cycle. if an instruction causes the program counter to change (e.g., goto ) then two cycles are required to complete the instruction (example 3-1). a fetch cycle begins with the program counter (pc) incrementing in q1. in the execution cycle, the fetched instruction is latched into the instruction register (ir) in cycle q1. this instruction is then decoded and executed during the q2, q3, and q4 cycles. data memory is read during q2 (operand read) and written during q4 (destination write). figure 3-2: clock/instruction cycle example 3-1: instruction pipeline flow q1 q2 q3 q4 q1 q2 q3 q4 q1 q2 q3 q4 osc1 q1 q2 q3 q4 pc osc2/clkout (rc mode) pc pc+1 pc+2 fetch inst (pc) execute inst (pc-1) fetch inst (pc+1) execute inst (pc) fetch inst (pc+2) execute inst (pc+1) internal phase clock all instructions are single cycle, except for any program branches. these take two cycles since the fetch instruction is ushed from the pipeline while the new instruction is being fetched and then executed. 1. movlw 55h fetch 1 execute 1 2. movwf portb fetch 2 execute 2 3. call sub_1 fetch 3 execute 3 4. bsf porta, bit3 fetch 4 flush fetch sub_1 execute sub_1
pic16c5x ds30453b-page 14 preliminary 1998 microchip technology inc. notes:
1998 microchip technology inc. preliminary ds30453b-page 15 pic16c5x 4.0 memory organization pic16c5x memory is organized into program memory and data memory. for devices with more than 512 bytes of program memory, a paging scheme is used. program memory pages are accessed using one or two status register bits. for devices with a data memory register ?e of more than 32 registers, a banking scheme is used. data memory banks are accessed using the file selection register (fsr). 4.1 pr ogram memor y or ganization the PIC16C52 has a 9-bit program counter (pc) capable of addressing a 384 x 12 program memory space (figure 4-1). the pic16c54s, pic16cr54s and pic16c55s have a 9-bit program counter (pc) capable of addressing a 512 x 12 program memory space (figure 4-2). the pic16c56s and pic16cr56s have a 10-bit program counter (pc) capable of addressing a 1k x 12 program memory space (figure 4-3). the pic16cr57s, pic16c58s and pic16cr58s have an 11-bit program counter capable of addressing a 2k x 12 program memory space (figure 4-4). accessing a location above the physically implemented address will cause a wraparound. the reset vector for the PIC16C52 is at 17fh. a nop at the reset vector location will cause a restart at location 000h. the reset vector for the pic16c54s, pic16cr54s and pic16c55s is at 1ffh. the reset vector for the pic16c56s and pic16cr56s is at 3ffh. the reset vector for the pic16c57s, pic16cr57s, pic16c58s, and pic16cr58s is at 7ffh. figure 4-1: PIC16C52 program memory map and stack pc<8:0> stack level 1 stack level 2 user memory space 9 000h reset vector on-chip program memory 17fh call, retlw figure 4-2: pic16c54s/cr54s/c55s program memory map and stack figure 4-3: pic16c56s/cr56s program memory map and stack pc<8:0> stack level 1 stack level 2 user memory space call, retlw 9 000h 1ffh reset vector 0ffh 100h on-chip program memory pc<9:0> stack level 1 stack level 2 user memory space 10 000h 1ffh reset vector 0ffh 100h on-chip program memory (page 0) on-chip program memory (page 1) 200h 2ffh 300h 3ffh call, retlw
pic16c5x ds30453b-page 16 preliminary 1998 microchip technology inc. figure 4-4: pic16c57s/cr57s/c58s/ cr58s program memory map and stack pc<10:0> stack level 1 stack level 2 user memory space 11 000h 1ffh reset vector 0ffh 100h on-chip program memory (page 0) on-chip program memory (page 1) on-chip program memory (page 2) on-chip program memory (page 3) 200h 3ffh 2ffh 300h 400h 5ffh 4ffh 500h 600h 7ffh 6ffh 700h call, retlw
1998 microchip technology inc. preliminary ds30453b-page 17 pic16c5x 4.2 data memor y or ganization data memory is composed of registers, or bytes of ram. therefore, data memory for a device is speci?d by its register ?e. the register ?e is divided into two functional groups: special function registers and general purpose registers. the special function registers include the tmr0 register, the program counter (pc), the status register, the i/o registers (ports), and the file select register (fsr). in addition, special purpose registers are used to control the i/o port con?uration and prescaler options. the general purpose registers are used for data and control information under command of the instructions. for the PIC16C52, pic16c54s, pic16cr54s, pic16c56s and pic16cr56s, the register ?e is composed of 7 special function registers and 25 general purpose registers (figure 4-5). for the pic16c55s, the register ?e is composed of 8 special function registers and 24 general purpose registers. for the pic16c57s and pic16cr57s, the register ?e is composed of 8 special function registers, 24 general purpose registers and up to 48 additional general purpose registers that may be addressed using a banking scheme (figure 4-6). for the pic16c58s and pic16cr58s, the register ?e is composed of 7 special function registers, 25 general purpose registers and up to 48 additional general purpose registers that may be addressed using a banking scheme (figure 4-7). 4.2.1 general purpose register file the register ?e is accessed either directly or indirectly through the ?e select register fsr (section 4.7). figure 4-5: PIC16C52, pic16c54s, pic16cr54s, pic16c55s, pic16c56s, pic16cr56s register file map file address 00h 01h 02h 03h 04h 05h 06h 07h 1fh indf (1) tmr0 pcl status fsr porta portb general purpose registers note 1: not a physical register. see section 4.7 2: pic16c55s only, others are a general purpose register. 0fh 10h portc (2)
pic16c5x ds30453b-page 18 preliminary 1998 microchip technology inc. figure 4-6: pic16c57s/cr57s register file map figure 4-7: pic16c58s/cr58s register file map file address 00h 01h 02h 03h 04h 05h 06h 07h 1fh indf (1) tmr0 pcl status fsr porta portb 0fh 10h bank 0 bank 1 bank 2 bank 3 3fh 30h 20h 2fh 5fh 50h 40h 4fh 7fh 70h 60h 6fh general purpose registers general purpose registers general purpose registers general purpose registers general purpose registers portc 08h addresses map back to addresses in bank 0. note 1: not a physical register. see section 4.7 fsr<6:5> 00 01 10 11 file address 00h 01h 02h 03h 04h 05h 06h 07h 1fh indf (1) tmr0 pcl status fsr porta portb 0fh 10h bank 0 bank 1 bank 2 bank 3 3fh 30h 20h 2fh 5fh 50h 40h 4fh 7fh 70h 60h 6fh general purpose registers general purpose registers general purpose registers general purpose registers general purpose registers addresses map back to addresses in bank 0. note 1: not a physical register. see section 4.7 fsr<6:5> 00 01 10 11
1998 microchip technology inc. preliminary ds30453b-page 19 pic16c5x 4.2.2 special function registers the special function registers are registers used by the cpu and peripheral functions to control the operation of the device (table 4-1). the special registers can be classied into two sets. the special function registers associated with the ?ore functions are described in this section. those related to the operation of the peripheral features are described in the section for each peripheral feature. table 4-1: special function register summary address name bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 value on power-on reset value on mclr and wdt reset n/a tris i/o control registers (trisa, trisb, trisc) 1111 1111 1111 1111 n/a option contains control bits to con?ure timer0 and timer0/wdt prescaler --11 1111 --11 1111 00h indf uses contents of fsr to address data memory (not a physical register) xxxx xxxx uuuu uuuu 01h tmr0 8-bit real-time clock/counter xxxx xxxx uuuu uuuu 02h (1) pcl low order 8 bits of pc 1111 1111 1111 1111 03h status pa 2 pa 1 pa 0 t o pd zdcc 0001 1xxx 000q quuu 04h fsr indirect data memory address pointer 1xxx xxxx 1uuu uuuu 05h porta ra3 ra2 ra1 ra0 ---- xxxx ---- uuuu 06h portb rb7 rb6 rb5 rb4 rb3 rb2 rb1 rb0 xxxx xxxx uuuu uuuu 07h (2) portc rc7 rc6 rc5 rc4 rc3 rc2 rc1 rc0 xxxx xxxx uuuu uuuu legend: shaded boxes = unimplemented or unused, = unimplemented, read as '0' (if applicable) x = unknown, u = unchanged, q = see the tables in section 7.7 for possible values. note 1: the upper byte of the program counter is not directly accessible. see section 4.5 for an explanation of how to access these bits. 2: file address 07h is a general purpose register on the PIC16C52, pic16c54s, pic16cr54s, pic16c56s, pic16cr56s, pic16c58s and pic16cr58s.
pic16c5x ds30453b-page 20 preliminary 1998 microchip technology inc. 4.3 s t a tus register this register contains the arithmetic status of the alu, the reset status, and the page preselect bits for program memories larger than 512 words. the status register can be the destination for any instruction, as with any other register. if the status register is the destination for an instruction that affects the z, dc or c bits, then the write to these three bits is disabled. these bits are set or cleared according to the device logic. furthermore, the t o and pd bits are not writable. therefore, the result of an instruction with the status register as destination may be different than intended. for example, clrf status will clear the upper three bits and set the z bit. this leaves the status register as 000u u1uu (where u = unchanged). it is recommended, therefore, that only bcf , bsf and movwf instructions be used to alter the status register because these instructions do not affect the z, dc or c bits from the status register. for other instructions, which do affect status bits, see section 8.0, instruction set summary. figure 4-8: status register (address:03h) r/w-0 r/w-0 r/w-0 r-1 r-1 r/w-x r/w-x r/w-x pa 2 pa 1 pa 0 t o pd z dc c r = readable bit w = writable bit - n = value at por reset bit7 6 5 4 3 2 1 bit0 bit 7: pa 2 : this bit unused at this time. use of the pa2 bit as a general purpose read/write bit is not recommended, since this may affect upward compatibility with future products. bit 6-5: pa1:pa0 : program page preselect bits (pic16c56s/cr56s)(pic16c57s/cr57s)(pic16c58s/cr58s) 00 = page 0 (000h - 1ffh) - pic16c56s/cr56s, pic16c57s/cr57s, pic16c58s/cr58s 01 = page 1 (200h - 3ffh) - pic16c56s/cr56s, pic16c57s/cr57s, pic16c58s/cr58s 10 = page 2 (400h - 5ffh) - pic16c57s/cr57s, pic16c58s/cr58s 11 = page 3 (600h - 7ffh) - pic16c57s/cr57s, pic16c58s/cr58s each page is 512 words. using the pa1:pa0 bits as general purpose read/write bits in devices which do not use them for program page preselect is not recommended since this may affect upward compatibility with future products. bit 4: t o : time-out bit 1 = after power-up, clrwdt instruction, or sleep instruction 0 = a wdt time-out occurred bit 3: pd : power-down bit 1 = after power-up or by the clrwdt instruction 0 = by execution of the sleep instruction bit 2: z : zero bit 1 = the result of an arithmetic or logic operation is zero 0 = the result of an arithmetic or logic operation is not zero bit 1: dc : digit carry/borro w bit (for addwf and subwf instructions) addwf 1 = a carry from the 4th low order bit of the result occurred 0 = a carry from the 4th low order bit of the result did not occur subwf 1 = a borrow from the 4th low order bit of the result did not occur 0 = a borrow from the 4th low order bit of the result occurred bit 0: c : carry/borro w bit (for addwf , subwf and rrf , rlf instructions) addwf subwf rrf or rlf 1 = a carry occurred 1 = a borrow did not occur load bit with lsb or msb, respectively 0 = a carry did not occur 0 = a borrow occurred
1998 microchip technology inc. preliminary ds30453b-page 21 pic16c5x 4.4 o ption register the option register is a 6-bit wide, write-only register which contains various control bits to con?ure the timer0/wdt prescaler and timer0. by executing the option instruction, the contents of the w register will be transferred to the option register. a reset sets the option<5:0> bits. figure 4-9: option register u-0 u-0 w-1 w-1 w-1 w-1 w-1 w-1 t0cs t0se psa ps2 ps1 ps0 w = writable bit u = unimplemented bit - n = value at por reset bit7 6 5 4 3 2 1 bit0 bit 7-6: unimplemented . bit 5: t0cs : timer0 clock source select bit 1 = transition on t0cki pin 0 = internal instruction cycle clock (clkout) bit 4: t0se : timer0 source edge select bit 1 = increment on high-to-low transition on t0cki pin 0 = increment on low-to-high transition on t0cki pin bit 3: psa : prescaler assignment bit 1 = prescaler assigned to the wdt (not implemented on PIC16C52) 0 = prescaler assigned to timer0 bit 2-0: ps2:ps0 : prescaler rate select bits 000 001 010 011 100 101 110 111 1 : 2 1 : 4 1 : 8 1 : 16 1 : 32 1 : 64 1 : 128 1 : 256 1 : 1 1 : 2 1 : 4 1 : 8 1 : 16 1 : 32 1 : 64 1 : 128 bit value timer0 rate wdt rate (not implemented on PIC16C52)
pic16c5x ds30453b-page 22 preliminary 1998 microchip technology inc. 4.5 pr ogram counter as a program instruction is executed, the program counter (pc) will contain the address of the next program instruction to be executed. the pc value is increased by one every instruction cycle, unless an instruction changes the pc. for a goto instruction, bits 8:0 of the pc are provided by the goto instruction word. the pc latch (pcl) is mapped to pc<7:0> (figure 4-10 and figure 4-11). for the pic16c56s, pic16cr56s, pic16c57s, pic16cr57s, pic16c58s and pic16cr58s, a page number must be supplied as well. bit5 and bit6 of the status register provide page information to bit9 and bit10 of the pc (figure 4-11 and figure 4-12). for a call instruction, or any instruction where the pcl is the destination, bits 7:0 of the pc again are provided by the instruction word. however, pc<8> does not come from the instruction word, but is always cleared (figure 4-10 and figure 4-11). instructions where the pcl is the destination, or modify pcl instructions, include movwf pc, addwf pc, and bsf pc,5. for the pic16c56s, pic16cr56s, pic16c57s, pic16cr57s, pic16c58s and pic16cr58s, a page number again must be supplied. bit5 and bit6 of the status register provide page information to bit9 and bit10 of the pc (figure 4-11 and figure 4-12). note: because pc<8> is cleared in the call instruction, or any modify pcl instruction, all subroutine calls or computed jumps are limited to the ?st 256 locations of any pro- gram memory page (512 words long). figure 4-10: loading of pc branch instructions - PIC16C52, pic16c54s, pic16cr54s, pic16c55s figure 4-11: loading of pc branch instructions - pic16c56s/pic16cr56s pc 87 0 pcl pc 87 0 pcl reset to '0' instruction word instruction word goto instruction call or modify pcl instruction pa1:pa0 2 status pc 87 0 pcl 9 10 pa1:pa0 2 status pc 87 0 pcl 9 10 instruction word reset to ? instruction word 70 70 goto instruction call or modify pcl instruction
1998 microchip technology inc. preliminary ds30453b-page 23 pic16c5x figure 4-12: loading of pc branch instructions - pic16c57s/pic16cr57s, and pic16c58s/pic16cr58s pa1:pa0 2 status pc 87 0 pcl 9 10 pa1:pa0 2 status pc 87 0 pcl 9 10 instruction word reset to ? instruction word 70 70 goto instruction call or modify pcl instruction 4.5.1 paging considerations ? pic16c56 s /cr56 s , pic16c57 s /cr57 s and pic16c58 s /cr58 s if the program counter is pointing to the last address of a selected memory page, when it increments it will cause the program to continue in the next higher page. however, the page preselect bits in the status register will not be updated. therefore, the next goto , call , or modify pcl instruction will send the program to the page specied by the page preselect bits (pa0 or pa1:pa0). for example, a nop at location 1ffh (page 0) increments the pc to 200h (page 1). a goto xxx at 200h will return the program to address 0xxh on page 0 (assuming that pa1:pa0 are clear). to prevent this, the page preselect bits must be updated under program control. 4.5.2 effects of reset the program counter is set upon a reset, which means that the pc addresses the last location in the last page i.e., the reset vector. the status register page preselect bits are cleared upon a reset, which means that page 0 is pre-selected. therefore, upon a reset, a goto instruction at the reset vector location will automatically cause the program to jump to page 0. 4.6 stac k pic16c5x devices have a 9-bit, 10-bit or 11-bit wide, two-level hardware push/pop stack (figure 4-2, figure 4-1, and figure 4-3 respectively). a call instruction will push the current value of stack 1 into stack 2 and then push the current program counter value, incremented by one, into stack level 1. if more than two sequential call s are executed, only the most recent two return addresses are stored. a retlw instruction will pop the contents of stack level 1 into the program counter and then copy stack level 2 contents into level 1. if more than two sequential retlw s are executed, the stack will be filled with the address previously stored in level 2. note that the w register will be loaded with the literal value speci?d in the instruction. this is particularly useful for the implementation of data look-up tables within the program memory. for the retlw instruction, the pc is loaded with the top of stack (tos) contents. all of the devices covered in this data sheet have a two-level stack. the stack has the same bit width as the device pc.
pic16c5x ds30453b-page 24 preliminary 1998 microchip technology inc. 4.7 indirect data ad dressing; indf and fsr register s the indf register is not a physical register. addressing indf actually addresses the register whose address is contained in the fsr register (fsr is a pointer ). this is indirect addressing. example 4-1: indirect addressing register ?e 05 contains the value 10h register ?e 06 contains the value 0ah load the value 05 into the fsr register a read of the indf register will return the value of 10h increment the value of the fsr register by one (fsr = 06h) a read of the indr register now will return the value of 0ah. reading indf itself indirectly (fsr = 0) will produce 00h. writing to the indf register indirectly results in a no-operation (although status bits may be affected). a simple program to clear ram locations 10h-1fh using indirect addressing is shown in example 4-2. example 4-2: how to clear ram using indirect addressing movlw 0x10 ;initialize pointer movwf fsr ; to ram next clrf indf ; clear indf register incf fsr,f ;inc pointer btfsc fsr,4 ;all done? goto next ;no, clear next continue : ;yes, continue the fsr is either a 5-bit (PIC16C52, pic16c54s, pic16cr54s, pic16c55s), 6-bit (pic16c56s, pic16cr56s), or 7-bit (pic16c57s, pic16cr57s, pic16c58s, pic16cr58s) wide register. it is used in conjunction with the indf register to indirectly address the data memory area. the fsr<4:0> bits are used to select data memory addresses 00h to 1fh. PIC16C52, pic16c54s, pic16cr54s, pic16c55s: these do not use banking. fsr<6:5> are unimplemented and read as '1's. pic16c57s, pic16cr57s, pic16c58s, pic16cr58s: fsr<6:5> are the bank select bits and are used to select the bank to be addressed ( 00 = bank 0, 01 = bank 1, 10 = bank 2, 11 = bank 3). figure 4-13: direct/indirect addressing note 1: for register map detail see section 4.2. bank location select location select bank select indirect addressing direct addressing data memory (1) 0fh 10h bank 0 bank 1 bank 2 bank 3 0 4 5 6 (fsr) 10 00 01 11 00h 1fh 3fh 5fh 7fh (opcode) 0 4 5 6 (fsr) addresses map back to addresses in bank 0.
1998 microchip technology inc. preliminary ds30453b-page 25 pic16c5x 5.0 i/o ports as with any other register, the i/o registers can be written and read under program control. however, read instructions (e.g., movf portb,w ) always read the i/o pins independent of the pins input/output modes. on reset, all i/o ports are de?ed as input (inputs are at hi-impedance) since the i/o control registers (trisa, trisb, trisc) are all set. 5.1 por t a porta is a 4-bit i/o register. only the low order 4 bits are used (ra3:ra0). bits 7-4 are unimplemented and read as '0's. 5.2 por tb portb is an 8-bit i/o register (portb<7:0>). 5.3 por tc portc is an 8-bit i/o register for pic16c55s, pic16c57s and pic16cr57s. portc is a general purpose register for PIC16C52, pic16c54s, pic16cr54s, pic16c56s, pic16c58s and pic16cr58s. 5.4 tris register s the output driver control registers are loaded with the contents of the w register by executing the tris f instruction. a '1' from a tris register bit puts the corresponding output driver in a hi-impedance mode. a '0' puts the contents of the output data latch on the selected pins, enabling the output buffer. the tris registers are ?rite-only and are set (output drivers disabled) upon reset. note: a read of the ports reads the pins, not the output data latches. that is, if an output driver on a pin is enabled and driven high, but the external system is holding it low, a read of the port will indicate that the pin is low. 5.5 i/o interfacing the equivalent circuit for an i/o port pin is shown in figure 5-1. all ports may be used for both input and output operation. for input operations these ports are non-latching. any input must be present until read by an input instruction (e.g., movf portb, w ). the outputs are latched and remain unchanged until the output latch is rewritten. to use a port pin as output, the corresponding direction control bit (in trisa, trisb) must be cleared (= 0). for use as an input, the corresponding tris bit must be set. any i/o pin can be programmed individually as input or output. figure 5-1: equivalent circuit for a single i/o pin note 1: i/o pins have protection diodes to v dd and v ss . data bus q d q ck q d q ck p n wr port tris ? data tris rd port v ss v dd i/o pin (1) w reg latch latch reset table 5-1: summary of port registers address name bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 value on power-on reset value on mclr and wdt reset n/a tris i/o control registers (trisa, trisb, trisc) 1111 1111 1111 1111 05h porta ra3 ra2 ra1 ra0 ---- xxxx ---- uuuu 06h portb rb7 rb6 rb5 rb4 rb3 rb2 rb1 rb0 xxxx xxxx uuuu uuuu 07h portc rc7 rc6 rc5 rc4 rc3 rc2 rc1 rc0 xxxx xxxx uuuu uuuu legend: shaded boxes = unimplemented, read as ?? = unimplemented, read as '0', x = unknown, u = unchanged
pic16c5x ds30453b-page 26 preliminary 1998 microchip technology inc. 5.6 i/o pr ogramming considerations 5.6.1 bi-directional i/o ports some instructions operate internally as read followed by write operations. the bcf and bsf instructions, for example, read the entire port into the cpu, execute the bit operation and re-write the result. caution must be used when these instructions are applied to a port where one or more pins are used as input/outputs. for example, a bsf operation on bit5 of portb will cause all eight bits of portb to be read into the cpu, bit5 to be set and the portb value to be written to the output latches. if another bit of portb is used as a bi-directional i/o pin (say bit0) and it is de?ed as an input at this time, the input signal present on the pin itself would be read into the cpu and rewritten to the data latch of this particular pin, overwriting the previous content. as long as the pin stays in the input mode, no problem occurs. however, if bit0 is switched into output mode later on, the content of the data latch may now be unknown. example 5-1 shows the effect of two sequential read-modify-write instructions (e.g., bcf, bsf , etc.) on an i/o port. a pin actively outputting a high or a low should not be driven from external devices at the same time in order to change the level on this pin (?ired-or? ?ired-and?. the resulting high output currents may damage the chip. example 5-1: read-modify-write instructions on an i/o port ;initial port settings ; portb<7:4> inputs ; portb<3:0> outputs ;portb<7:6> have external pull-ups and are ;not connected to other circuitry ; ; port latch port pins ; ---------- ---------- bcf portb, 7 ;01pp pppp 11pp pppp bcf portb, 6 ;10pp pppp 11pp pppp movlw 03fh ; tris portb ;10pp pppp 10pp pppp ; ;note that the user may have expected the pin ;values to be 00pp pppp. the 2nd bcf caused ;rb7 to be latched as the pin value (high). 5.6.2 successive operations on i/o ports the actual write to an i/o port happens at the end of an instruction cycle, whereas for reading, the data must be valid at the beginning of the instruction cycle (figure 5-2). therefore, care must be exercised if a write followed by a read operation is carried out on the same i/o port. the sequence of instructions should allow the pin voltage to stabilize (load dependent) before the next instruction, which causes that ?e to be read into the cpu, is executed. otherwise, the previous state of that pin may be read into the cpu rather than the new state. when in doubt, it is better to separate these instructions with a nop or another instruction not accessing this i/o port. figure 5-2: successive i/o operation pc pc + 1 pc + 2 pc + 3 q1 q2 q3 q4 q1 q2 q3 q4 q1 q2 q3 q4 q1 q2 q3 q4 instruction fetched rb7:rb0 movwf portb nop port pin sampled here nop movf portb,w instruction executed movwf portb (write to portb) nop movf portb,w this example shows a write to portb followed by a read from portb. (read portb) port pin written here
1998 microchip technology inc. preliminary ds30453b-page 27 pic16c5x 6.0 timer0 module and tmr0 register the timer0 module has the following features: 8-bit timer/counter register, tmr0 - readable and writable 8-bit software programmable prescaler internal or external clock select - edge select for external clock figure 6-1 is a simpli?d block diagram of the timer0 module, while figure 6-2 shows the electrical structure of the timer0 input. timer mode is selected by clearing the t0cs bit (option<5>). in timer mode, the timer0 module will increment every instruction cycle (without prescaler). if tmr0 register is written, the increment is inhibited for the following two cycles (figure 6-3 and figure 6-4). the user can work around this by writing an adjusted value to the tmr0 register. counter mode is selected by setting the t0cs bit (option<5>). in this mode, timer0 will increment either on every rising or falling edge of pin t0cki. the incrementing edge is determined by the source edge select bit t0se (option<4>). clearing the t0se bit selects the rising edge. restrictions on the external clock input are discussed in detail in section 6.1. the prescaler may be used by either the timer0 module or the watchdog timer, but not both. the prescaler assignment is controlled in software by the control bit psa (option<3>). clearing the psa bit will assign the prescaler to timer0. the prescaler is not readable or writable. when the prescaler is assigned to the timer0 module, prescale values of 1:2, 1:4,..., 1:256 are selectable. section 6.2 details the operation of the prescaler. a summary of registers associated with the timer0 module is found in table 6-1. figure 6-1: timer0 block diagram figure 6-2: electrical structure of t0cki pin note 1: bits t0cs, t0se, psa, ps2, ps1 and ps0 are located in the option register. 2: the prescaler is shared with the watchdog timer (figure 6-6). t0cki t0se (1) 0 1 1 0 pin t0cs (1) f osc /4 programmable prescaler (2) sync with internal clocks tmr0 reg psout (2 cycle delay) psout data bus 8 psa (1) ps2, ps1, ps0 (1) 3 sync v ss v ss r in schmitt trigger n input buffer t0cki pin note 1: esd protection circuits (1) (1)
pic16c5x ds30453b-page 28 preliminary 1998 microchip technology inc. figure 6-3: timer0 timing: internal clock/no prescale figure 6-4: timer0 timing: internal clock/prescale 1:2 table 6-1: registers associated with timer0 address name bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 value on power-on reset value on mclr and wdt reset 01h tmr0 timer0 - 8-bit real-time clock/counter xxxx xxxx uuuu uuuu n/a option t0cs t0se psa ps2 ps1 ps0 --11 1111 --11 1111 legend: shaded cells: unimplemented bits, - = unimplemented, x = unknown, u = unchanged, pc-1 q1 q2 q3 q4 q1 q2 q3 q4 q1 q2 q3 q4 q1 q2 q3 q4 q1 q2 q3 q4 q1 q2 q3 q4 q1 q2 q3 q4 q1 q2 q3 q4 pc (program counter) instruction fetch timer0 pc pc+1 pc+2 pc+3 pc+4 pc+5 pc+6 t0 t0+1 t0+2 nt0 nt0 nt0 nt0+1 nt0+2 movwf tmr0 movf tmr0,w movf tmr0,w movf tmr0,w movf tmr0,w movf tmr0,w write tmr0 executed read tmr0 reads nt0 read tmr0 reads nt0 read tmr0 reads nt0 read tmr0 reads nt0 + 1 read tmr0 reads nt0 + 2 instruction executed pc-1 q1 q2 q3 q4 q1 q2 q3 q4 q1 q2 q3 q4 q1 q2 q3 q4 q1 q2 q3 q4 q1 q2 q3 q4 q1 q2 q3 q4 q1 q2 q3 q4 pc (program counter) instruction fetch timer0 pc pc+1 pc+2 pc+3 pc+4 pc+5 pc+6 t0 nt0+1 movwf tmr0 movf tmr0,w movf tmr0,w movf tmr0,w movf tmr0,w movf tmr0,w write tmr0 executed read tmr0 reads nt0 read tmr0 reads nt0 read tmr0 reads nt0 read tmr0 reads nt0 read tmr0 reads nt0 + 1 t0+1 nt0 instruction execute t 0
1998 microchip technology inc. preliminary ds30453b-page 29 pic16c5x 6.1 using t imer0 with an external cloc k when an external clock input is used for timer0, it must meet certain requirements. the external clock requirement is due to internal phase clock (t osc ) synchronization. also, there is a delay in the actual incrementing of timer0 after synchronization. 6.1.1 external clock synchronization when no prescaler is used, the external clock input is the same as the prescaler output. the synchronization of t0cki with the internal phase clocks is accomplished by sampling the prescaler output on the q2 and q4 cycles of the internal phase clocks (figure 6-5). therefore, it is necessary for t0cki to be high for at least 2t osc (and a small rc delay of 20 ns) and low for at least 2t osc (and a small rc delay of 20 ns). refer to the electrical speci?ation of the desired device. when a prescaler is used, the external clock input is divided by the asynchronous ripple counter-type prescaler so that the prescaler output is symmetrical. for the external clock to meet the sampling requirement, the ripple counter must be taken into account. therefore, it is necessary for t0cki to have a period of at least 4t osc (and a small rc delay of 40 ns) divided by the prescaler value. the only requirement on t0cki high and low time is that they do not violate the minimum pulse width requirement of 10 ns. refer to parameters 40, 41 and 42 in the electrical speci?ation of the desired device. 6.1.2 timer0 increment delay since the prescaler output is synchronized with the internal clocks, there is a small delay from the time the external clock edge occurs to the time the timer0 module is actually incremented. figure 6-5 shows the delay from the external clock edge to the timer incrementing. figure 6-5: timer0 timing with external clock increment timer0 (q4) external clock input or q1 q2 q3 q4 q1 q2 q3 q4 q1 q2 q3 q4 q1 q2 q3 q4 timer0 t0 t0 + 1 t0 + 2 small pulse misses sampling external clock/prescaler output after sampling (3) note 1: 2: 3: delay from clock input change to timer0 increment is 3tosc to 7tosc. (duration of q = tosc). therefore, the error in measuring the interval between two edges on timer0 input = 4tosc max. external clock if no prescaler selected, prescaler output otherwise. the arrows indicate the points in time where sampling occurs. prescaler output (2) (1)
pic16c5x ds30453b-page 30 preliminary 1998 microchip technology inc. 6.2 prescaler an 8-bit counter is available as a prescaler for the timer0 module, or as a postscaler for the watchdog timer (wdt) (wdt postscaler not implemented on PIC16C52), respectively (section 6.1.2). for simplicity, this counter is being referred to as ?rescaler throughout this data sheet. note that the prescaler may be used by either the timer0 module or the wdt, but not both. thus, a prescaler assignment for the timer0 module means that there is no prescaler for the wdt, and vice-versa. the psa and ps2:ps0 bits (option<3:0>) determine prescaler assignment and prescale ratio. when assigned to the timer0 module, all instructions writing to the tmr0 register (e.g., clrf 1, movwf 1, bsf 1,x, etc.) will clear the prescaler. when assigned to wdt, a clrwdt instruction will clear the prescaler along with the wdt. the prescaler is neither readable nor writable. on a reset, the prescaler contains all '0's. 6.2.1 switching prescaler assignment the prescaler assignment is fully under software control (i.e., it can be changed ?n the ? during program execution). to avoid an unintended device reset, the following instruction sequence (example 6-1) must be executed when changing the prescaler assignment from timer0 to the wdt. example 6-1: changing prescaler (timer0 ? wdt) 1.clrwdt ;clear wdt 2.clrf tmr0 ;clear tmr0 & prescaler 3.movlw '00xx1111? ;these 3 lines (5, 6, 7) 4.option ; are required only if ; desired 5.clrwdt ;ps<2:0> are 000 or 001 6.movlw '00xx1xxx? ;set postscaler to 7.option ; desired wdt rate to change prescaler from the wdt to the timer0 module, use the sequence shown in example 6-2. this sequence must be used even if the wdt is disabled. a clrwdt instruction should be executed before switching the prescaler. example 6-2: changing prescaler (wdt ? timer0) clrwdt ;clear wdt and ;prescaler movlw 'xxxx0xxx' ;select tmr0, new ;prescale value and ;clock source option figure 6-6: block diagram of the timer0/wdt prescaler t0cki t0se pin t cy ( = fosc/4) sync 2 cycles tmr0 reg 8-bit prescaler 8 - to - 1mux m mux watchdog timer psa 0 1 0 1 wdt time-out ps2:ps0 8 note: t0cs, t0se, psa, ps2:ps0 are bits in the option register. psa wdt enable bit 0 1 0 1 data bus 8 psa t0cs m u x m u x u x wdt not implemented on PIC16C52.
1998 microchip technology inc. preliminary ds30453b-page 31 pic16c5x 7.0 special features of the cpu what sets a microcontroller apart from other processors are special circuits that deal with the needs of real-time applications. the pic16c5x family of microcontrollers has a host of such features intended to maximize system reliability, minimize cost through elimination of external components, provide power saving operating modes and offer code protection. these features are: oscillator selection reset power-on reset (por) device reset timer (drt) watchdog timer (wdt) (not implemented on PIC16C52) sleep code protection id locations (not implemented on PIC16C52) the pic16c5x family has a watchdog timer which can be shut off only through con?uration bit wdte. it runs off of its own rc oscillator for added reliability. there is an 18 ms delay provided by the device reset timer (drt), intended to keep the chip in reset until the crystal oscillator is stable. with this timer on-chip, most applications need no external reset circuitry. the sleep mode is designed to offer a very low current power-down mode. the user can wake up from sleep through external reset or through a watchdog timer time-out. several oscillator options are also made available to allow the part to ? the application. the rc oscillator option saves system cost while the lp crystal option saves power. a set of con?uration bits are used to select various options. 7.1 con guration bits con?uration bits can be programmed to select various device con?urations. two bits are for the selection of the oscillator type and one bit is the watchdog timer enable bit. nine bits are code protection bits (figure 7-1 and figure 7-2) for the pic16c54, pic16cr54, pic16c56, pic16cr56, pic16c58, and pic16cr58 devices. qtp or rom devices have the oscillator con?uration programmed at the factory and these parts are tested accordingly (see "product identi?ation system" diagrams in the back of this data sheet). figure 7-1: configuration word for pic16cr54a/c54b/cr54b/c54c/cr54c/c55a/c56a/cr56a/c57c/ cr57b/cr57c/c58b/cr58a/cr58b cp cp cp cp cp cp cp cp cp wdte fosc1 fosc0 register: config address (1) : fffh bit11 10 987654321 bit0 bit 11-3: cp: code protection bits 1 = code protection off 0 = code protection on bit 2: wdte: watchdog timer enable bit 1 = wdt enabled 0 = wdt disabled bit 1-0: fosc1:fosc0: oscillator selection bits 11 = rc oscillator 10 = hs oscillator 01 = xt oscillator 00 = lp oscillator note 1: refer to the pic16c5x programming speci?ation (literature number ds30190) to deter- mine how to access the con?uration word.
pic16c5x ds30453b-page 32 preliminary 1998 microchip technology inc. figure 7-2: configuration word for PIC16C52/c54/c54a/c55/c56/c57/c58a cp wdte fosc1 fosc0 register: config address (1) : fffh bit11 10 987654321 bit0 bit 11-4: unimplemented: read as ? bit 3: cp: code protection bit. 1 = code protection off 0 = code protection on bit 2: wdte: watchdog timer enable bit (not implemented on PIC16C52) 1 = wdt enabled 0 = wdt disabled bit 1-0: fosc1:fosc0: oscillator selection bits (2) 11 = rc oscillator 10 = hs oscillator 01 = xt oscillator 00 = lp oscillator note 1: refer to the pic16c5x programming speci?ations (literature number ds30190) to deter- mine how to access the con?uration word. 2: PIC16C52 supports xt and rc oscillator only. pic16lv54a supports xt, rc and lp oscillator only. pic16lv58a supports xt, rc and lp oscillator only.
1998 microchip technology inc. preliminary ds30453b-page 33 pic16c5x 7.2 oscillator con gurations 7.2.1 oscillator types pic16c5xs can be operated in four different oscillator modes. the user can program two con?uration bits (fosc1:fosc0) to select one of these four modes: lp: low power crystal xt: crystal/resonator hs: high speed crystal/resonator rc: resistor/capacitor 7.2.2 crystal oscillator / ceramic resonators in xt, lp or hs modes, a crystal or ceramic resonator is connected to the osc1/clkin and osc2/clkout pins to establish oscillation (figure 7-3). the pic16c5x oscillator design requires the use of a parallel cut crystal. use of a series cut crystal may give a frequency out of the crystal manufacturers speci?ations. when in xt, lp or hs modes, the device can have an external clock source drive the osc1/clkin pin (figure 7-4). figure 7-3: crystal operation (or ceramic resonator) (hs, xt or lp osc configuration) note: not all oscillator selections available for all parts. see section 7.1. note 1: see capacitor selection tables for recommended values of c1 and c2. 2: a series resistor (rs) may be required for at strip cut crystals. 3: rf varies with the crystal chosen (approx. value = 10 m w ). c1 (1) c2 (1) xtal osc2 osc1 rf (3) sleep to internal logic rs (2) pic16c5x figure 7-4: external clock input operation (hs, xt or lp osc configuration) table 7-1: capacitor selection for ceramic resonators - pic16c5x, pic16cr5x table 7-2: capacitor selection for crystal oscillator - pic16c5x, pic16cr5x osc type resonator freq cap. range c1 cap. range c2 xt 455 khz 2.0 mhz 4.0 mhz 22-100 pf 15-68 pf 15-68 pf 22-100 pf 15-68 pf 15-68 pf hs 4.0 mhz 8.0 mhz 16.0 mhz 15-68 pf 10-68 pf 10-22 pf 15-68 pf 10-68 pf 10-22 pf note: these values are for design guidance only. since each resonator has its own charac- teristics, the user should consult the reso- nator manufacturer for appropriate values of external components. osc type resonator freq cap.range c1 cap. range c2 lp 32 khz (1) 100 khz 200 khz 15 pf 15-30 pf 15-30 pf 15 pf 30-47 pf 15-82 pf xt 100 khz 200 khz 455 khz 1 mhz 2 mhz 4 mhz 15-30 pf 15-30 pf 15-30 pf 15-30 pf 15-30 pf 15-47 pf 200-300 pf 100-200 pf 15-100 pf 15-30 pf 15-30 pf 15-47 pf hs 4 mhz 8 mhz 20 mhz 15-30 pf 15-30 pf 15-30 pf 15-30 pf 15-30 pf 15-30 pf note 1: for v dd > 4.5v, c1 = c2 ? 30 pf is recommended. 2: these values are for design guidance only. rs may be required in hs mode as well as xt mode to avoid overdriving crystals with low drive level speci?ation. since each crystal has its own characteristics, the user should consult the crystal manufacturer for appropriate values of external components. note: if you change from this device to another device, please verify oscillator characteristics in your application. clock from ext. system osc1 osc2 pic16c5x open
pic16c5x ds30453b-page 34 preliminary 1998 microchip technology inc. 7.2.3 external crystal oscillator circuit either a prepackaged oscillator or a simple oscillator circuit with ttl gates can be used as an external crystal oscillator circuit. prepackaged oscillators provide a wide operating range and better stability. a well-designed crystal oscillator will provide good performance with ttl gates. two types of crystal oscillator circuits can be used: one with parallel resonance, or one with series resonance. figure 7-5 shows implementation of a parallel resonant oscillator circuit. the circuit is designed to use the fundamental frequency of the crystal. the 74as04 inverter performs the 180-degree phase shift that a parallel oscillator requires. the 4.7 k w resistor provides the negative feedback for stability. the 10 k w potentiometers bias the 74as04 in the linear region. this circuit could be used for external oscillator designs. figure 7-5: external parallel resonant crystal oscillator circuit (using xt, hs or lp oscillator mode) this circuit is also designed to use the fundamental frequency of the crystal. the inverter performs a 180-degree phase shift in a series resonant oscillator circuit. the 330 w resistors provide the negative feedback to bias the inverters in their linear region. note: if you change from this device to another device, please verify oscillator characteristics in your application. 20 pf +5v 20 pf 10k 4.7k 10k 74as04 xtal 10k 74as04 pic16c5x osc1 to other devices osc2 100k figure 7-6: external series resonant crystal oscillator circuit (using xt, hs or lp oscillator mode) 7.2.4 rc oscillator for timing insensitive applications, the rc device option offers additional cost savings. the rc oscillator frequency is a function of the supply voltage, the resistor (rext) and capacitor (cext) values, and the operating temperature. in addition to this, the oscillator frequency will vary from unit to unit due to normal process parameter variation. furthermore, the difference in lead frame capacitance between package types will also affect the oscillation frequency, especially for low cext values. the user also needs to take into account variation due to tolerance of external r and c components used. figure 7-7 shows how the r/c combination is connected to the pic16c5x. for rext values below 2.2 k w , the oscillator operation may become unstable, or stop completely. for very high rext values (e.g., 1 m w ) the oscillator becomes sensitive to noise, humidity and leakage. thus, we recommend keeping rext between 3 k w and 100 k w . although the oscillator will operate with no external capacitor (cext = 0 pf), we recommend using values above 20 pf for noise and stability reasons. with no or small external capacitance, the oscillation frequency can vary dramatically due to changes in external capacitances, such as pcb trace capacitance or package lead frame capacitance. note: if you change from this device to another device, please verify oscillator characteristics in your application. 330 74as04 74as04 pic16c5x osc1 to other devices xtal 330 74as04 0.1 m f osc2 100k
1998 microchip technology inc. preliminary ds30453b-page 35 pic16c5x the electrical speci?ations sections show rc frequency variation from part to part due to normal process variation. also, see the electrical speci?ations sections for variation of oscillator frequency due to v dd for given rext/cext values as well as frequency variation due to operating temperature for given r, c, and v dd values. the oscillator frequency, divided by 4, is available on the osc2/clkout pin, and can be used for test purposes or to synchronize other logic. figure 7-7: rc oscillator mode note: if you change from this device to another device, please verify oscillator characteristics in your application. v dd rext cext v ss osc1 internal clock osc2/clkout fosc/4 pic16c5x n 7.3 reset pic16c5x devices may be reset in one of the following ways: power-on reset (por) ? clr reset (normal operation) mclr wake-up reset (from sleep) wdt reset (normal operation) wdt wake-up reset (from sleep) table 7-3 shows these reset conditions for the pcl and status registers. some registers are not affected in any reset condition. their status is unknown on por and unchanged in any other reset. most other registers are reset to a ?eset state on power-on reset (por), mclr or wdt reset. a mclr or wdt wake-up from sleep also results in a device reset, and not a continuation of operation before sleep. the t o and pd bits (status <4:3>) are set or cleared depending on the different reset conditions (section 7.7). these bits may be used to determine the nature of the reset. table 7-4 lists a full description of reset states of all registers. figure 7-8 shows a simpli?d block diagram of the on-chip reset circuit.
pic16c5x ds30453b-page 36 preliminary 1998 microchip technology inc. table 7-3: reset conditions for special registers table 7-4: reset conditions for all registers figure 7-8: simplified block diagram of on-chip reset circuit condition pcl addr: 02h status addr: 03h power-on reset 1111 1111 0001 1xxx mclr reset (normal operation) 1111 1111 000u uuuu (1) mclr wake-up (from sleep) 1111 1111 0001 0uuu wdt reset (normal operation) 1111 1111 0000 uuuu (2) wdt wake-up (from sleep) 1111 1111 0000 0uuu legend: u = unchanged, x = unknown, - = unimplemented read as '0'. note 1: t o and pd bits retain their last value until one of the other reset conditions occur. 2: the clrwdt instruction will set the t o and pd bits. register address power-on reset mclr or wdt reset w n/a xxxx xxxx uuuu uuuu tris n/a 1111 1111 1111 1111 option n/a --11 1111 --11 1111 indf 00h xxxx xxxx uuuu uuuu tmr0 01h xxxx xxxx uuuu uuuu pcl (1) 02h 1111 1111 1111 1111 status (1) 03h 0001 1xxx 000q quuu fsr 04h 1xxx xxxx 1uuu uuuu porta 05h ---- xxxx ---- uuuu portb 06h xxxx xxxx uuuu uuuu portc (2) 07h xxxx xxxx uuuu uuuu general purpose register files 07-7fh xxxx xxxx uuuu uuuu legend: u = unchanged, x = unknown, - = unimplemented, read as '0', q = see tables in section 7.7 for possible values. note 1: see table 7-3 for reset value for speci? conditions. 2: general purpose register ?e on PIC16C52/c54s/cr54s/c56s/cr56s/c58s/cr58s 8-bit asynch ripple counter (start-up timer) sq r q v dd mclr /v pp pin power-up detect on-chip rc osc por (power-on reset) wdt time-out reset chip reset wdt
1998 microchip technology inc. preliminary ds30453b-page 37 pic16c5x 7.4 p o wer -on reset (por) the pic16c5x family incorporates on-chip power-on reset (por) circuitry which provides an internal chip reset for most power-up situations. to use this feature, the user merely ties the mclr /v pp pin to v dd . a simpli?d block diagram of the on-chip power-on reset circuit is shown in figure 7-8. the power-on reset circuit and the device reset timer (section 7.5) circuit are closely related. on power-up, the reset latch is set and the drt is reset. the drt timer begins counting once it detects mclr to be high. after the time-out period, which is typically 18 ms, it will reset the reset latch and thus end the on-chip reset signal. a power-up example where mclr is not tied to v dd is shown in figure 7-10. v dd is allowed to rise and stabilize before bringing mclr high. the chip will actually come out of reset t drt msec after mclr goes high. in figure 7-11, the on-chip power-on reset feature is being used (mclr and v dd are tied together). the v dd is stable before the start-up timer times out and there is no problem in getting a proper reset. however, figure 7-12 depicts a problem situation where v dd rises too slowly. the time between when the drt senses a high on the mclr /v pp pin, and when the mclr /v pp pin (and v dd ) actually reach their full value, is too long. in this situation, when the start-up timer times out, v dd has not reached the v dd (min) value and the chip is, therefore, not guaranteed to function correctly. for such situations, we recommend that external rc circuits be used to achieve longer por delay times (figure 7-9). for more information on pic16c5x por, see power-up considerations - an522 in the embedded control handbook . the por circuit does not produce an internal reset when v dd declines. note: when the device starts normal operation (exits the reset condition), device operat- ing parameters (voltage, frequency, tem- perature, etc.) must be meet to ensure operation. if these conditions are not met, the device must be held in reset until the operating conditions are met. figure 7-9: external power-on reset circuit (for slow v dd power-up) c r1 r d mclr pic16c5x v dd v dd external power-on reset circuit is required only if v dd power-up is too slow. the diode d helps discharge the capacitor quickly when v dd powers down. r < 40 k w is recommended to make sure that voltage drop across r does not violate the device electrical speci?ation. r1 = 100 w to 1 k w will limit any current ?wing into mclr from external capacitor c in the event of mclr pin breakdown due to electrostatic discharge (esd) or electrical overstress (eos).
pic16c5x ds30453b-page 38 preliminary 1998 microchip technology inc. figure 7-10: time-out sequence on power-up (mclr not tied to v dd ) figure 7-11: time-out sequence on power-up (mclr tied to v dd ): fast v dd rise time figure 7-12: time-out sequence on power-up (mclr tied to v dd ): slow v dd rise time v dd mclr internal por drt time-out internal reset t drt v dd mclr internal por drt time-out internal reset t drt v dd mclr internal por drt time-out internal reset t drt v1 when v dd rises slowly, the t drt time-out expires long before v dd has reached its ?al value. in this example, the chip will reset properly if, and only if, v1 3 v dd min
1998 microchip technology inc. preliminary ds30453b-page 39 pic16c5x 7.5 de vice reset timer (dr t) the device reset timer (drt) provides a ?ed 18 ms nominal time-out on reset. the drt operates on an internal rc oscillator. the processor is kept in reset as long as the drt is active. the drt delay allows v dd to rise above v dd min., and for the oscillator to stabilize. oscillator circuits based on crystals or ceramic resonators require a certain time after power-up to establish a stable oscillation. the on-chip drt keeps the device in a reset condition for approximately 18 ms after the voltage on the mclr /v pp pin has reached a logic high (v ih ) level. thus, external rc networks connected to the mclr input are not required in most cases, allowing for savings in cost-sensitive and/or space restricted applications. the device reset time delay will vary from device to device due to v dd , temperature, and process variation. see ac parameters for details. the drt will also be triggered upon a watchdog timer time-out. this is particularly important for applications using the wdt to wake the pic16c5x from sleep mode automatically. 7.6 w atc hdog timer (wdt) (not implemented on PIC16C52) the watchdog timer (wdt) is a free running on-chip rc oscillator which does not require any external components. this rc oscillator is separate from the rc oscillator of the osc1/clkin pin. that means that the wdt will run even if the clock on the osc1/clkin and osc2/clkout pins have been stopped, for example, by execution of a sleep instruction. during normal operation or sleep, a wdt reset or wake-up reset generates a device reset. the t o bit (status<4>) will be cleared upon a watchdog timer reset. the wdt can be permanently disabled by programming the con?uration bit wdte as a '0' (section 7.1). refer to the pic16c5x programming speci?ations (literature number ds30190) to determine how to access the con?uration word. 7.6.1 wdt period the wdt has a nominal time-out period of 18 ms, (with no prescaler). if a longer time-out period is desired, a prescaler with a division ratio of up to 1:128 can be assigned to the wdt (under software control) by writing to the option register. thus, time-out a period of a nominal 2.3 seconds can be realized. these periods vary with temperature, v dd and part-to-part process variations (see dc specs). under worst case conditions (v dd = min., temperature = max., max. wdt prescaler), it may take several seconds before a wdt time-out occurs. 7.6.2 wdt programming considerations the clrwdt instruction clears the wdt and the postscaler, if assigned to the wdt, and prevents it from timing out and generating a device reset. the sleep instruction resets the wdt and the postscaler, if assigned to the wdt. this gives the maximum sleep time before a wdt wake-up reset.
pic16c5x ds30453b-page 40 preliminary 1998 microchip technology inc. figure 7-13: watchdog timer block diagram table 7-5: summary of registers associated with the watchdog timer address name bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 value on power-on reset value on mclr and wdt reset n/a option t0cs t0se psa ps2 ps1 ps0 --11 1111 --11 1111 legend: shaded boxes = not used by watchdog timer, = unimplemented, read as '0', u = unchanged 1 0 1 0 from tmr0 clock source to tmr0 postscaler wdt enable eprom bit psa wdt time-out ps2:ps0 psa mux 8 - to - 1 mux postscaler m u x watchdog timer note: t0cs, t0se, psa, ps2:ps0 are bits in the option register.
1998 microchip technology inc. preliminary ds30453b-page 41 pic16c5x 7.7 time-out sequence and p o wer do wn status bits ( t o / pd ) the t o and pd bits in the status register can be tested to determine if a reset condition has been caused by a power-up condition, a mclr or watchdog timer (wdt) reset, or a mclr or wdt wake-up reset. these status bits are only affected by events listed in table 7-7. table 7-3 lists the reset conditions for the special function registers, while table 7-4 lists the reset conditions for all the registers. table 7-6: t o /pd status after reset t o pd reset was caused by 11 power-up (por) uu mclr reset (normal operation) (1) 10 mclr wake-up reset (from sleep) 01 wdt reset (normal operation) 00 wdt wake-up reset (from sleep) legend: u = unchanged note 1: the t o and pd bits maintain their status ( u ) until a reset occurs. a low-pulse on the mclr input does not change the t o and pd status bits. table 7-7: events affecting t o /pd status bits event t o pd remarks power-up 11 wdt time-out 0u no effect on pd sleep instruction 10 clrwdt instruction 11 legend: u = unchanged note: a wdt time-out will occur regardless of the status of the t o bit. a sleep instruc- tion will be executed, regardless of the sta- tus of the pd bit. 7.8 reset on br o wn-out a brown-out is a condition where device power (v dd ) dips below its minimum value, but not to zero, and then recovers. the device should be reset in the event of a brown-out. to reset pic16c5x devices when a brown-out occurs, external brown-out protection circuits may be built, as shown in figure 7-14 and figure 7-15. figure 7-14: brown-out protection circuit 1 figure 7-15: brown-out protection circuit 2 this circuit will activate reset when v dd goes below vz + 0.7v (where vz = zener voltage). 33k 10k 40k v dd mclr pic16c5x v dd q1 this brown-out circuit is less expensive, although less accurate. transistor q1 turns off when v dd is below a certain level such that: v dd r1 r1 + r2 = 0.7v r2 40k v dd mclr pic16c5x r1 q1 v dd
pic16c5x ds30453b-page 42 preliminary 1998 microchip technology inc. 7.9 p o wer -do wn mode (sleep) a device may be powered down (sleep) and later powered up (wake-up from sleep). 7.9.1 sleep the power-down mode is entered by executing a sleep instruction. if enabled, the watchdog timer will be cleared but keeps running, the t o bit (status<4>) is set, the pd bit (status<3>) is cleared and the oscillator driver is turned off. the i/o ports maintain the status they had before the sleep instruction was executed (driving high, driving low, or hi-impedance). it should be noted that a reset generated by a wdt time-out does not drive the mclr /v pp pin low. for lowest current consumption while powered down, the t0cki input should be at v dd or v ss and the mclr /v pp pin must be at a logic high level. 7.9.2 wake-up from sleep the device can wake up from sleep through one of the following events: 1. an external reset input on mclr /v pp pin. 2. a watchdog timer time-out reset (if wdt was enabled). both of these events cause a device reset. the t o and pd bits can be used to determine the cause of device reset. the t o bit is cleared if a wdt time-out occurred (and caused wake-up). the pd bit, which is set on power-up, is cleared when sleep is invoked. the wdt is cleared when the device wakes from sleep, regardless of the wake-up source. 7.10 pr ogram v eri cation/ code pr otectio n if the code protection bit(s) have not been programmed, the on-chip program memory can be read out for veri?ation purposes. 7.11 id locations (not implemented on PIC16C52) four memory locations are designated as id locations where the user can store checksum or other code-identi?ation numbers. these locations are not accessible during normal execution but are readable and writable during program/verify. use only the lower 4 bits of the id locations and always program the upper 8 bits as '1's. note: microchip does not recommend code pro- tecting windowed devices. note: microchip will assign a unique pattern number for qtp and sqtp requests and for rom devices. this pattern number will be unique and traceable to the submitted code.
1998 microchip technology inc. preliminary ds30453b-page 43 pic16c5x 8.0 instruction set summary each pic16c5x instruction is a 12-bit word divided into an opcode, which speci?s the instruction type, and one or more operands which further specify the operation of the instruction. the pic16c5x instruction set summary in table 8-2 groups the instructions into byte-oriented, bit-oriented, and literal and control operations. table 8-1 shows the opcode ?ld descriptions. for byte-oriented instructions, 'f' represents a ?e register designator and 'd' represents a destination designator. the ?e register designator is used to specify which one of the 32 ?e registers is to be used by the instruction. the destination designator speci?s where the result of the operation is to be placed. if 'd' is '0', the result is placed in the w register. if 'd' is '1', the result is placed in the ?e register speci?d in the instruction. for bit-oriented instructions, 'b' represents a bit ?ld designator which selects the number of the bit affected by the operation, while 'f' represents the number of the ?e in which the bit is located. for literal and control operations, 'k' represents an 8 or 9-bit constant or literal value. table 8-1: opcode field descriptions field description f register ?e address (0x00 to 0x7f) w working register (accumulator) b bit address within an 8-bit ?e register k literal ?ld, constant data or label x don't care location (= 0 or 1) the assembler will generate code with x = 0. it is the recommended form of use for compatibility with all microchip software tools. d destination select; d = 0 (store result in w) d = 1 (store result in ?e register 'f') default is d = 1 label label name tos top of stack pc program counter wdt watchdog timer counter to time-out bit pd power-down bit dest destination, either the w register or the speci?d register ?e location [ ] options ( ) contents ? assigned to < > register bit ?ld ? in the set of i talics user de?ed term (font is courier) all instructions are executed within one single instruction cycle, unless a conditional test is true or the program counter is changed as a result of an instruction. in this case, the execution takes two instruction cycles. one instruction cycle consists of four oscillator periods. thus, for an oscillator frequency of 4 mhz, the normal instruction execution time is 1 m s. if a conditional test is true or the program counter is changed as a result of an instruction, the instruction execution time is 2 m s. figure 8-1 shows the three general formats that the instructions can have. all examples in the ?ure use the following format to represent a hexadecimal number: 0xhhh where 'h' signi?s a hexadecimal digit. figure 8-1: general format for instructions byte-oriented ?e register operations 11 6 5 4 0 d = 0 for destination w opcode d f (file #) d = 1 for destination f f = 5-bit ?e register address bit-oriented ?e register operations 11 8 7 5 4 0 opcode b (bit #) f (file #) b = 3-bit bit address f = 5-bit ?e register address literal and control operations (except goto ) 11 8 7 0 opcode k (literal) k = 8-bit immediate value literal and control operations - goto instruction 11 9 8 0 opcode k (literal) k = 9-bit immediate value
pic16c5x ds30453b-page 44 preliminary 1998 microchip technology inc. table 8-2: instruction set summary mnemonic, operands description cycles 12-bit opcode status affected notes msb lsb addwf andwf clrf clrw comf decf decfsz incf incfsz iorwf movf movwf nop rlf rrf subwf swapf xorwf f,d f,d f f, d f, d f, d f, d f, d f, d f, d f f, d f, d f, d f, d f, d add w and f and w with f clear f clear w complement f decrement f decrement f, skip if 0 increment f increment f, skip if 0 inclusive or w with f move f move w to f no operation rotate left f through carry rotate right f through carry subtract w from f swap f exclusive or w with f 1 1 1 1 1 1 1(2) 1 1(2) 1 1 1 1 1 1 1 1 1 0001 0001 0000 0000 0010 0000 0010 0010 0011 0001 0010 0000 0000 0011 0011 0000 0011 0001 11df 01df 011f 0100 01df 11df 11df 10df 11df 00df 00df 001f 0000 01df 00df 10df 10df 10df ffff ffff ffff 0000 ffff ffff ffff ffff ffff ffff ffff ffff 0000 ffff ffff ffff ffff ffff c,dc,z z z z z z none z none z z none none c c c,dc,z none z 1,2,4 2,4 4 2,4 2,4 2,4 2,4 2,4 2,4 1,4 2,4 2,4 1,2,4 2,4 2,4 bit-oriented file register operations bcf bsf btfsc btfss f, b f, b f, b f, b bit clear f bit set f bit test f, skip if clear bit test f, skip if set 1 1 1 (2) 1 (2) 0100 0101 0110 0111 bbbf bbbf bbbf bbbf ffff ffff ffff ffff none none none none 2,4 2,4 literal and control operations andlw call clrwdt goto iorlw movlw option retlw sleep tris xorlw k k k k k k k k f k and literal with w call subroutine clear watchdog timer unconditional branch inclusive or literal with w move literal to w load option register return, place literal in w go into standby mode load tris register exclusive or literal to w 1 2 1 2 1 1 1 2 1 1 1 1110 1001 0000 101k 1101 1100 0000 1000 0000 0000 1111 kkkk kkkk 0000 kkkk kkkk kkkk 0000 kkkk 0000 0000 kkkk kkkk kkkk 0100 kkkk kkkk kkkk 0010 kkkk 0011 0fff kkkk z none t o , pd none z none none none t o , pd none z 1 3 note 1: the 9th bit of the program counter will be forced to a '0' by any instruction that writes to the pc except for goto . (see individual device data sheets, memory section/indirect data addressing, indf and fsr registers) 2: when an i/o register is modi?d as a function of itself (e.g. movf portb, 1 ), the value used will be that value present on the pins themselves. for example, if the data latch is '1' for a pin con?ured as input and is driven low by an external device, the data will be written back with a '0'. 3: the instruction tris f , where f = 5 or 6 causes the contents of the w register to be written to the tristate latches of porta or b respectively. a '1' forces the pin to a hi-impedance state and disables the output buff- ers. 4: if this instruction is executed on the tmr0 register (and, where applicable, d = 1), the prescaler will be cleared (if assigned to tmr0).
1998 microchip technology inc. preliminary ds30453b-page 45 pic16c5x addwf add w and f syntax: [ label ] addwf f,d operands: 0 f 31 d ? [0,1] operation: (w) + (f) ? (dest) status affected: c, dc, z encoding: 0001 11df ffff description: add the contents of the w register and register 'f'. if 'd' is 0 the result is stored in the w register. if 'd' is '1' the result is stored back in register 'f' . words: 1 cycles: 1 example: addwf fsr, 0 before instruction w = 0x17 fsr = 0xc2 after instruction w = 0xd9 fsr = 0xc2 andlw and literal with w syntax: [ label ] andlw k operands: 0 k 255 operation: (w).and. (k) ? (w) status affected: z encoding: 1110 kkkk kkkk description: the contents of the w register are and?d with the eight-bit literal 'k'. the result is placed in the w register . words: 1 cycles: 1 example: andlw 0x5f before instruction w = 0xa3 after instruction w = 0x03 andwf and w with f syntax: [ label ] andwf f,d operands: 0 f 31 d ? [0,1] operation: (w) .and. (f) ? (dest) status affected: z encoding: 0001 01df ffff description: the contents of the w register are and?d with register 'f'. if 'd' is 0 the result is stored in the w register. if 'd' is '1' the result is stored back in register 'f' . words: 1 cycles: 1 example: andwf fsr, 1 before instruction w = 0x17 fsr = 0xc2 after instruction w = 0x17 fsr = 0x02 bcf bit clear f syntax: [ label ] bcf f,b operands: 0 f 31 0 b 7 operation: 0 ? (f) status affected: none encoding: 0100 bbbf ffff description: bit 'b' in register 'f' is cleared. words: 1 cycles: 1 example: bcf flag_reg, 7 before instruction flag_reg = 0xc7 after instruction flag_reg = 0x47
pic16c5x ds30453b-page 46 preliminary 1998 microchip technology inc. bsf bit set f syntax: [ label ] bsf f,b operands: 0 f 31 0 b 7 operation: 1 ? (f) status affected: none encoding: 0101 bbbf ffff description: bit 'b' in register 'f' is set. words: 1 cycles: 1 example: bsf flag_reg, 7 before instruction flag_reg = 0x0a after instruction flag_reg = 0x8a btfsc bit test f, skip if clear syntax: [ label ] btfsc f,b operands: 0 f 31 0 b 7 operation: skip if (f) = 0 status affected: none encoding: 0110 bbbf ffff description: if bit 'b' in register 'f' is 0 then the next instruction is skipped. if bit 'b' is 0 then the next instruction fetched during the current instruction execution is discarded, and an nop is executed instead, making this a 2 cycle instruction. words: 1 cycles: 1(2) example: here false true btfsc goto flag,1 process_code before instruction pc = address (here) after instruction if flag<1> = 0, pc = address (true) ; if flag<1> = 1, pc = address (false) btfss bit test f, skip if set syntax: [ label ] btfss f,b operands: 0 f 31 0 b < 7 operation: skip if (f) = 1 status affected: none encoding: 0111 bbbf ffff description: if bit 'b' in register 'f' is '1' then the next instruction is skipped. if bit 'b' is '1', then the next instruction fetched during the current instruction execution, is discarded and an nop is executed instead, making this a 2 cycle instruction. words: 1 cycles: 1(2) example: here btfss flag,1 false goto process_code true before instruction pc = address (here) after instruction if flag<1> = 0, pc = address (false) ; if flag<1> = 1, pc = address (true)
1998 microchip technology inc. preliminary ds30453b-page 47 pic16c5x call subroutine call syntax: [ label ] call k operands: 0 k 255 operation: (pc) + 1 ? top of stack; k ? pc<7:0>; (status<6:5>) ? pc<10:9>; 0 ? pc<8> status affected: none encoding: 1001 kkkk kkkk description: subroutine call. first, return address (pc+1) is pushed onto the stack. the eight bit immediate address is loaded into pc bits <7:0>. the upper bits pc<10:9> are loaded from sta- tus<6:5>, pc<8> is cleared. call is a two cycle instruction. words: 1 cycles: 2 example: here call there before instruction pc = address (here) after instruction pc = address (there) tos = address (here + 1) clrf clear f syntax: [ label ] clrf f operands: 0 f 31 operation: 00h ? (f); 1 ? z status affected: z encoding: 0000 011f ffff description: the contents of register 'f' are cleared and the z bit is set. words: 1 cycles: 1 example: clrf flag_reg before instruction flag_reg = 0x5a after instruction flag_reg = 0x00 z=1 clrw clear w syntax: [ label ] clrw operands: none operation: 00h ? (w); 1 ? z status affected: z encoding: 0000 0100 0000 description: the w register is cleared. zero bit (z) is set. words: 1 cycles: 1 example: clrw before instruction w = 0x5a after instruction w = 0x00 z=1 clrwdt clear watchdog timer syntax: [ label ] clrwdt operands: none operation: 00h ? wdt; 0 ? wdt prescaler (if assigned); 1 ? t o; 1 ? pd status affected: t o , pd encoding: 0000 0000 0100 description: the clrwdt instruction resets the wdt. it also resets the prescaler, if the prescaler is assigned to the wdt and not timer0. status bits t o and pd are set. words: 1 cycles: 1 example: clrwdt before instruction wdt counter = ? after instruction wdt counter = 0x00 wdt prescale = 0 t o =1 pd =1
pic16c5x ds30453b-page 48 preliminary 1998 microchip technology inc. comf complement f syntax: [ label ] comf f,d operands: 0 f 31 d ? [0,1] operation: (f ) ? (dest) status affected: z encoding: 0010 01df ffff description: the contents of register 'f' are comple- mented. if 'd' is 0 the result is stored in the w register. if 'd' is 1 the result is stored back in register 'f'. words: 1 cycles: 1 example: comf reg1,0 before instruction reg1 = 0x13 after instruction reg1 = 0x13 w = 0xec decf decrement f syntax: [ label ] decf f,d operands: 0 f 31 d ? [0,1] operation: (f) ?1 ? (dest) status affected: z encoding: 0000 11df ffff description: decrement register 'f'. if 'd' is 0 the result is stored in the w register. if 'd' is 1 the result is stored back in register 'f'. words: 1 cycles: 1 example: decf cnt, 1 before instruction cnt = 0x01 z=0 after instruction cnt = 0x00 z=1 decfsz decrement f, skip if 0 syntax: [ label ] decfsz f,d operands: 0 f 31 d ? [0,1] operation: (f) ?1 ? d; skip if result = 0 status affected: none encoding: 0010 11df ffff description: the contents of register 'f' are decre- mented. if 'd' is 0 the result is placed in the w register. if 'd' is 1 the result is placed back in register 'f'. if the result is 0, the next instruction, which is already fetched, is discarded and an nop is executed instead mak- ing it a two cycle instruction. words: 1 cycles: 1(2) example: here decfsz cnt, 1 goto loop continue before instruction pc = address (here) after instruction cnt = cnt - 1; if cnt = 0, pc = address (continue) ; if cnt 1 0, pc = address (here+1) goto unconditional branch syntax: [ label ] goto k operands: 0 k 511 operation: k ? pc<8:0>; status<6:5> ? pc<10:9> status affected: none encoding: 101k kkkk kkkk description: goto is an unconditional branch. the 9-bit immediate value is loaded into pc bits <8:0>. the upper bits of pc are loaded from status<6:5>. goto is a two cycle instruction. words: 1 cycles: 2 example: goto there after instruction pc = address (there)
1998 microchip technology inc. preliminary ds30453b-page 49 pic16c5x incf increment f syntax: [ label ] incf f,d operands: 0 f 31 d ? [0,1] operation: (f) + 1 ? (dest) status affected: z encoding: 0010 10df ffff description: the contents of register 'f' are incre- mented. if 'd' is 0 the result is placed in the w register. if 'd' is 1 the result is placed back in register 'f'. words: 1 cycles: 1 example: incf cnt, 1 before instruction cnt = 0xff z=0 after instruction cnt = 0x00 z=1 incfsz increment f, skip if 0 syntax: [ label ] incfsz f,d operands: 0 f 31 d ? [0,1] operation: (f) + 1 ? (dest), skip if result = 0 status affected: none encoding: 0011 11df ffff description: the contents of register 'f' are incre- mented. if 'd' is 0 the result is placed in the w register. if 'd' is 1 the result is placed back in register 'f'. if the result is 0, then the next instruc- tion, which is already fetched, is dis- carded and an nop is executed instead making it a two cycle instruc- tion. words: 1 cycles: 1(2) example: here incfsz cnt, 1 goto loop continue before instruction pc = address (here) after instruction cnt = cnt + 1; if cnt = 0, pc = address (continue) ; if cnt 1 0, pc = address (here +1) iorlw inclusive or literal with w syntax: [ label ] iorlw k operands: 0 k 255 operation: (w) .or. (k) ? (w) status affected: z encoding: 1101 kkkk kkkk description: the contents of the w register are or?d with the eight bit literal 'k'. the result is placed in the w register. words: 1 cycles: 1 example: iorlw 0x35 before instruction w = 0x9a after instruction w = 0xbf z=0 iorwf inclusive or w with f syntax: [ label ] iorwf f,d operands: 0 f 31 d ? [0,1] operation: (w).or. (f) ? (dest) status affected: z encoding: 0001 00df ffff description: inclusive or the w register with regis- ter 'f'. if 'd' is 0 the result is placed in the w register. if 'd' is 1 the result is placed back in register 'f'. words: 1 cycles: 1 example: iorwf result, 0 before instruction result = 0x13 w = 0x91 after instruction result = 0x13 w = 0x93 z=0
pic16c5x ds30453b-page 50 preliminary 1998 microchip technology inc. movf move f syntax: [ label ] movf f,d operands: 0 f 31 d ? [0,1] operation: (f) ? (dest) status affected: z encoding: 0010 00df ffff description: the contents of register 'f' is moved to destination 'd'. if 'd' is 0, destination is the w register. if 'd' is 1, the destination is ?e register 'f'. 'd' is 1 is useful to test a ?e register since status ?g z is affected. words: 1 cycles: 1 example: movf fsr, 0 after instruction w = value in fsr register movlw move literal to w syntax: [ label ] movlw k operands: 0 k 255 operation: k ? (w) status affected: none encoding: 1100 kkkk kkkk description: the eight bit literal 'k' is loaded into the w register. the don? cares will assem- ble as 0s. words: 1 cycles: 1 example: movlw 0x5a after instruction w = 0x5a movwf move w to f syntax: [ label ] movwf f operands: 0 f 31 operation: (w) ? (f) status affected: none encoding: 0000 001f ffff description: move data from the w register to regis- ter 'f' . words: 1 cycles: 1 example: movwf temp_reg before instruction temp_reg = 0xff w = 0x4f after instruction temp_reg = 0x4f w = 0x4f nop no operation syntax: [ label ] nop operands: none operation: no operation status affected: none encoding: 0000 0000 0000 description: no operation. words: 1 cycles: 1 example: nop
1998 microchip technology inc. preliminary ds30453b-page 51 pic16c5x option load option register syntax: [ label ] option operands: none operation: (w) ? option status affected: none encoding: 0000 0000 0010 description: the content of the w register is loaded into the option register. words: 1 cycles: 1 example option before instruction w = 0x07 after instruction option = 0x07 retlw return with literal in w syntax: [ label ] retlw k operands: 0 k 255 operation: k ? (w); tos ? pc status affected: none encoding: 1000 kkkk kkkk description: the w register is loaded with the eight bit literal 'k'. the program counter is loaded from the top of the stack (the return address). this is a two cycle instruction. words: 1 cycles: 2 example: table call table ;w contains ;table offset ;value. ? ;w now has table ? ;value. addwf pc ;w = offset retlw k1 ;begin table retlw k2 ; retlw kn ; end of table before instruction w = 0x07 after instruction w = value of k8 rlf rotate left f through carry syntax: [ label ] rlf f,d operands: 0 f 31 d ? [0,1] operation: see description below status affected: c encoding: 0011 01df ffff description: the contents of register 'f' are rotated one bit to the left through the carry flag. if 'd' is 0 the result is placed in the w register. if 'd' is 1 the result is stored back in register 'f'. words: 1 cycles: 1 example: rlf reg1,0 before instruction reg1 = 1110 0110 c= 0 after instruction reg1 = 1110 0110 w= 1100 1100 c= 1 rrf rotate right f through carry syntax: [ label ] rrf f,d operands: 0 f 31 d ? [0,1] operation: see description below status affected: c encoding: 0011 00df ffff description: the contents of register 'f' are rotated one bit to the right through the carry flag. if 'd' is 0 the result is placed in the w register. if 'd' is 1 the result is placed back in register 'f'. words: 1 cycles: 1 example: rrf reg1,0 before instruction reg1 = 1110 0110 c= 0 after instruction reg1 = 1110 0110 w= 0111 0011 c= 0 c register 'f' c register 'f'
pic16c5x ds30453b-page 52 preliminary 1998 microchip technology inc. sleep enter sleep mode syntax: [ label ] sleep operands: none operation: 00h ? wdt; 0 ? wdt prescaler; 1 ? t o ; 0 ? pd status affected: t o , pd encoding: 0000 0000 0011 description: time-out status bit (t o ) is set. the power down status bit (pd ) is cleared. the wdt and its prescaler are cleared. the processor is put into sleep mode with the oscillator stopped. see sec- tion on sleep for more details. words: 1 cycles: 1 example: sleep subwf subtract w from f syntax: [ label ] subwf f,d operands: 0 f 31 d ? [0,1] operation: (f) ?(w) ? ( dest) status affected: c, dc, z encoding: 0000 10df ffff description: subtract (2s complement method) the w register from register 'f'. if 'd' is 0 the result is stored in the w register. if 'd' is 1 the result is stored back in register 'f'. words: 1 cycles: 1 example 1 : subwf reg1, 1 before instruction reg1 = 3 w=2 c=? after instruction reg1 = 1 w=2 c = 1 ; result is positive e xample 2 : before instruction reg1 = 2 w=2 c=? after instruction reg1 = 0 w=2 c = 1 ; result is zero e xample 3 : before instruction reg1 = 1 w=2 c=? after instruction reg1 = ff w=2 c = 0 ; result is negative
1998 microchip technology inc. preliminary ds30453b-page 53 pic16c5x swapf swap nibbles in f syntax: [ label ] swapf f,d operands: 0 f 31 d ? [0,1] operation: (f<3:0>) ? (dest<7:4>); (f<7:4>) ? (dest<3:0>) status affected: none encoding: 0011 10df ffff description: the upper and lower nibbles of register 'f' are exchanged. if 'd' is 0 the result is placed in w register. if 'd' is 1 the result is placed in register 'f'. words: 1 cycles: 1 example swapf reg1, 0 before instruction reg1 = 0xa5 after instruction reg1 = 0xa5 w = 0x5a tris load tris register syntax: [ label ] tris f operands: f = 5, 6 or 7 operation: (w) ? tris register f status affected: none encoding: 0000 0000 0fff description: tris register 'f' (f = 5, 6, or 7) is loaded with the contents of the w register words: 1 cycles: 1 example tris porta before instruction w = 0xa5 after instruction trisa = 0xa5 xorlw exclusive or literal with w syntax: [ label ] xorlw k operands: 0 k 255 operation: (w) .xor. k ? ( w) status affected: z encoding: 1111 kkkk kkkk description: the contents of the w register are xor?d with the eight bit literal 'k'. the result is placed in the w register. words: 1 cycles: 1 example: xorlw 0xaf before instruction w = 0xb5 after instruction w = 0x1a xorwf exclusive or w with f syntax: [ label ] xorwf f,d operands: 0 f 31 d ? [0,1] operation: (w) .xor. (f) ? ( dest) status affected: z encoding: 0001 10df ffff description: exclusive or the contents of the w register with register 'f'. if 'd' is 0 the result is stored in the w register. if 'd' is 1 the result is stored back in register 'f'. words: 1 cycles: 1 example xorwf reg,1 before instruction reg = 0xaf w = 0xb5 after instruction reg = 0x1a w = 0xb5
pic16c5x ds30453b-page 54 preliminary 1998 microchip technology inc. notes:
1998 microchip technology inc. preliminary ds30453b-page 55 pic16c5x 9.0 development support 9.1 de velopme nt t ools the picmicr o? microcontrollers are supported with a full range of hardware and software development tools: picmaster a /picmaster ce real-time in-circuit emulator icepic ? low-cost pic16c5x and pic16cxxx in-circuit emulator pro mate a ii universal programmer picstart a plus entry-level prototype programmer picdem-1 low-cost demonstration board picdem-2 low-cost demonstration board picdem-3 low-cost demonstration board mpasm assembler mplab ? sim software simulator mplab-c17 (c compiler) fuzzy logic development system ( fuzzy tech a - mp) 9.2 picmaster: high p erf ormance univer sal in-cir cuit em ulator with mplab ide the picmaster universal in-circuit emulator is intended to provide the product development engineer with a complete microcontroller design tool set for all microcontrollers in the pic14c000, pic12cxxx, pic16c5x, pic16cxxx and pic17cxx families. picmaster is supplied with the mplab ? integrated development environment (ide), which allows editing, ?ake and download, and source debugging from a single environment. interchangeable target probes allow the system to be easily recon?ured for emulation of different processors. the universal architecture of the picmaster allows expansion to support all new microchip microcontrollers. the picmaster emulator system has been designed as a real-time emulation system with advanced features that are generally found on more expensive development tools. the pc compatible 386 (and higher) machine platform and microsoft windows a 3.x environment were chosen to best make these features available to you, the end user. a ce compliant version of picmaster is available for european union (eu) countries. 9.3 icepic: lo w-cost picmicr o in-cir cuit em ulator icepic is a low-cost in-circuit emulator solution for the microchip pic12cxxx, pic16c5x and pic16cxxx families of 8-bit otp microcontrollers. icepic is designed to operate on pc-compatible machines ranging from 286-at a through pentium ? based machines under windows 3.x environment. icepic features real time, non-intrusive emulation. 9.4 pr o ma te ii: univer sal pr ogrammer the pro mate ii universal programmer is a full-featured programmer capable of operating in stand-alone mode as well as pc-hosted mode. pro mate ii is ce compliant. the pro mate ii has programmable v dd and v pp supplies which allows it to verify programmed memory at v dd min and v dd max for maximum reliability. it has an lcd display for displaying error messages, keys to enter commands and a modular detachable socket assembly to support various package types. in stand- alone mode the pro mate ii can read, verify or program pic12cxxx, pic14c000, pic16c5x, pic16cxxx and pic17cxx devices. it can also set con?uration and code-protect bits in this mode. 9.5 picst ar t plus entr y le vel de velopment system the picstart programmer is an easy-to-use, low-cost prototype programmer. it connects to the pc via one of the com (rs-232) ports. mplab integrated development environment software makes using the programmer simple and ef?ient. picstart plus is not recommended for production programming. picstart plus supports all pic12cxxx, pic14c000, pic16c5x, pic16cxxx and pic17cxx devices with up to 40 pins. larger pin count devices such as the pic16c923, pic16c924 and pic17c756 may be supported with an adapter socket. picstart plus is ce compliant.
pic16c5x ds30453b-page 56 preliminary 1998 microchip technology inc. 9.6 picdem-1 lo w-cost picmicr o demonstration boar d the picdem-1 is a simple board which demonstrates the capabilities of several of microchips microcontrollers. the microcontrollers supported are: pic16c5x (pic16c54 to pic16c58a), pic16c61, pic16c62x, pic16c71, pic16c8x, pic17c42, pic17c43 and pic17c44. all necessary hardware and software is included to run basic demo programs. the users can program the sample micro controllers provided with the picdem-1 board, on a pro mate ii or picstart-plus programmer, and easily test ?mware. the user can also connect the picdem-1 board to the picmaster emulator and download the ?mware to the emulator for testing. additional prototype area is available for the user to build some additional hardware and connect it to the microcontroller socket(s). some of the features include an rs-232 interface, a potentiometer for simulated analog input, push-button switches and eight leds connected to portb. 9.7 picdem-2 lo w-cost pic16cxx demonstration boar d the picdem-2 is a simple demonstration board that supports the pic16c62, pic16c64, pic16c65, pic16c73 and pic16c74 microcon trollers. all the necessary hardware and software is included to run the basic demonstration programs. the user can program the sample microcontrollers provided with the picdem-2 board, on a pro mate ii programmer or picstart-plus, and easily test ?mware. the picmaster emulator may also be used with the picdem-2 board to test ?mware. additional prototype area has been provided to the user for adding additional hardware and connecting it to the microcontroller socket(s). some of the features include a rs-232 interface, push-button switches, a potentiometer for simulated analog input, a serial eeprom to demonstrate usage of the i 2 c bus and separate headers for connection to an lcd module and a keypad. 9.8 picdem-3 lo w-cost pic16cxxx demonstration boar d the picdem-3 is a simple demonstration board that supports the pic16c923 and pic16c924 in the plcc package. it will also support future 44-pin plcc microcontrollers with a lcd module. all the necessary hardware and software is included to run the basic demonstration programs. the user can program the sample microcontrollers provided with the picdem-3 board, on a pro mate ii programmer or picstart plus with an adapter socket, and easily test ?mware. the picmaster emulator may also be used with the picdem-3 board to test ?mware. additional prototype area has been provided to the user for adding hardware and connecting it to the microcontroller socket(s). some of the features include an rs-232 interface, push-button switches, a potentiometer for simulated analog input, a thermistor and separate headers for connection to an external lcd module and a keypad. also provided on the picdem-3 board is an lcd panel, with 4 commons and 12 segments, that is capable of displaying time, temperature and day of the week. the picdem-3 provides an additional rs-232 interface and windows 3.1 software for showing the demultiplexed lcd signals on a pc. a simple serial interface allows the user to construct a hardware demultiplexer for the lcd signals. 9.9 mplab integrated de velopment en vir onment software the mplab ide software brings an ease of software development previously unseen in the 8-bit microcontroller market. mplab is a windows based application which contains: a full featured editor three operating modes - editor - emulator - simulator a project manager customizable tool bar and key mapping a status bar with project information extensive on-line help mplab allows you to: edit your source ?es (either assembly or ?? one touch assemble (or compile) and download to picmicro tools (automatically updates all project information) debug using: - source ?es - absolute listing ?e transfer data dynamically via dde (soon to be replaced by ole) run up to four emulators on the same pc the ability to use mplab with microchips simulator allows a consistent platform and the ability to easily switch from the low cost simulator to the full featured emulator with minimal retraining due to development tools. 9.10 assemb ler (mp asm) the mpasm universal macro assembler is a pc-hosted symbolic assembler. it supports all microcontroller series including the pic12c5xx, pic14000, pic16c5x, pic16cxxx, and pic17cxx families. mpasm offers full featured macro capabilities, conditional assembly, and several source and listing formats. it generates various object code formats to support microchip's development tools as well as third party programmers.
1998 microchip technology inc. preliminary ds30453b-page 57 pic16c5x mpasm allows full symbolic debugging from picmaster, microchips universal emulator system. mpasm has the following features to assist in developing software for speci? use applications. provides translation of assembler source code to object code for all microchip microcontrollers. macro assembly capability. produces all the ?es (object, listing, symbol, and special) required for symbolic debug with microchips emulator systems. supports hex (default), decimal and octal source and listing formats. mpasm provides a rich directive language to support programming of the picmicro. directives are helpful in making the development of your assemble source code shorter and more maintainable. 9.11 software sim ulator (mplab-sim) the mplab-sim software simulator allows code development in a pc host environment. it allows the user to simulate the picmicro series microcontrollers on an instruction level. on any given instruction, the user may examine or modify any of the data areas or provide external stimulus to any of the pins. the input/output radix can be set by the user and the execution can be performed in; single step, execute until break, or in a trace mode. mplab-sim fully supports symbolic debugging using mplab-c and mpasm. the software simulator offers the low cost ?xibility to develop and debug code outside of the laboratory environment making it an excellent multi-project software development tool. 9.12 c compiler ( mplab-c17) the mplab-c code development system is a complete ? compiler and integrated development environment for microchips pic17cxxx family of microcontrollers. the compiler provides powerful integration capabilities and ease of use not found with other compilers. for easier source level debugging, the compiler provides symbol information that is compatible with the mplab ide memory display. 9.13 fuzzy logic de velopment system ( fuzzy tech-mp) fuzzy tech-mp fuzzy logic development tool is available in two versions - a low cost introductory version, mp explorer, for designers to gain a comprehensive working knowledge of fuzzy logic system design; and a full-featured version, fuzzy tech-mp, edition for implementing more complex systems. both versions include microchips fuzzy lab ? demonstration board for hands-on experience with fuzzy logic systems implementation. 9.14 mp-drivew a y ? ?application code generator mp-driveway is an easy-to-use windows-based application code generator. with mp-driveway you can visually con?ure all the peripherals in a picmicro device and, with a click of the mouse, generate all the initialization and many functional code modules in c language. the output is fully compatible with microchips mplab-c c compiler. the code produced is highly modular and allows easy integration of your own code. mp-driveway is intelligent enough to maintain your code through subsequent code generation. 9.15 seev al a ev aluation and pr ogramming system the seeval seeprom designers kit supports all microchip 2-wire and 3-wire serial eeproms. the kit includes everything necessary to read, write, erase or program special features of any microchip seeprom product including smart serials ? and secure serials. the total endurance ? disk is included to aid in trade-off analysis and reliability calculations. the total kit can signi?antly reduce time-to-market and result in an optimized system. 9.16 k ee l oq a ev aluation and pr ogramming t ools k ee l oq evaluation and programming tools support microchips hcs secure data products. the hcs evaluation kit includes an lcd display to show changing codes, a decoder to decode transmissions, and a programming interface to program test transmitters.
pic16c5x ds30453b-page 58 preliminary 1998 microchip technology inc. table 9-1: development tools from microchip pic12c5xx pic14000 pic16c5x pic16cxxx pic16c6x pic16c7xx pic16c8x pic16c9xx pic17c4x pic17c7xx 24cxx 25cxx 93cxx hcsxxx emulator products picmaster a / picmaster-ce in-circuit emulator (pic17c75x only) mplab-ice icepic ? low-cost in-circuit emulator software products mplab ? integrated development environment mplab ? c17 compiler fuzzy tech a -mp explorer/edition fuzzy logic dev. tool mp-driveway ? applications code generator total endurance ? software model programmers picstart a plus low-cost universal dev. kit pro mate a ii universal programmer keeloq a programmer demo boards seeval a designers kit picdem-1 picdem-2 picdem-3 keeloq a evaluation kit
1998 microchip technology inc. preliminary ds30453b-page 59 PIC16C52 pic16c5x 10.0 electrical characteristics - PIC16C52 absolute maximum ratings? ambient temperature under bias ................................................................................................. .......... ?5 c to +125 c storage temperature............................................................................................................ .................. ?5 c to +150 c voltage on v dd with respect to v ss ..............................................................................................................0 v to +7.5 v voltage on mclr with respect to v ss ............................................................................................................0 v to +14 v voltage on all other pins with respect to v ss ................................................................................?.6 v to (v dd + 0.6 v) total power dissipation (1) ............................................................................................................................... .....800 mw max. current out of v ss pin........................................................................................................................... ........150 ma max. current into v dd pin........................................................................................................................... .............50 ma max. current into an input pin (t0cki only) ..................................................................................................................... 500 m a input clamp current, i ik (v i < 0 or v i > v dd ) .................................................................................................................... 20 ma output clamp current, i ok (v o < 0 or v o > v dd ) ............................................................................................................ 20 ma max. output current sunk by any i/o pin ........................................................................................ ........................10 ma max. output current sourced by any i/o pin..................................................................................... ......................10 ma max. output current sourced by a single i/o port (porta or b).................................................................. ..........10 ma max. output current sunk by a single i/o port (porta or b) ..................................................................... ............10 ma note 1: power dissipation is calculated as follows: pdis = v dd x {i dd ? ? i oh } + ? {(v dd ?v oh ) x i oh } + ? (v ol x i ol ) ? notice: stresses above those listed under "maximum ratings" may cause permanent damage to the device. this is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this speci?ation is not implied. exposure to maximum rating conditions for extended periods may affect device reliability.
pic16c5x PIC16C52 ds30453b-page 60 preliminary 1998 microchip technology inc. 10.1 d c characteristics: p ic16c5 2- 04 ( commer cial ) PIC16C52- 04i (industrial ) dc characteristics power supply pins standard operating conditions (unless otherwise speci?d) operating temperature 0 c t a +70 c (commercial) ?0 c t a +85 c (industrial) characteristic sym min typ (1) max units conditions supply voltage v dd 3.0 6.25 v f osc = dc to 4 mhz ram data retention voltage (2) v dr 1.5* v device in sleep mode supply current (3,4) i dd 1.8 3.3 ma f osc = 4 mhz, v dd = 5.5 v power down current (5) commercial industrial i pd 0.6 0.6 9 12 m a m a v dd = 3.0 v v dd = 3.0 v * these parameters are characterized but not tested. note 1: data in the typical (?yp? column is based on characterization results at 25 c. this data is for design guidance only and is not tested. 2: this is the limit to which v dd can be lowered in sleep mode without losing ram data. 3: the supply current is mainly a function of the operating voltage and frequency. other factors such as bus loading, oscillator type, bus rate, internal code execution pattern, and temperature also have an impact on the current consumption. a) the test conditions for all i dd measurements in active operation mode are: osc1 = external square wave, from rail-to-rail; all i/o pins tristated, pulled to v ss , t0cki = v dd , mclr = v dd . b) for standby current measurements, the conditions are the same, except that the device is in sleep mode. 4: for rc option, does not include current through rext. the current through the resistor can be estimated by the formula: i r = v dd /2rext (ma) with rext in k w . 5: the power down current in sleep mode does not depend on the oscillator type. power down current is measured with the part in sleep mode, with all i/o pins in hi-impedance state and tied to v dd and v ss .
1998 microchip technology inc. preliminary ds30453b-page 61 PIC16C52 pic16c5x 10.2 d c characteristics: p ic16c5 2- 04 ( commer cial) pic16c5 2 - 04i ( industrial) dc characteristics all pins except power supply pins standard operating conditions (unless otherwise speci?d) operating temperature 0 c t a +70 c (commercial) ?0 c t a +85 c (industrial) operating voltage v dd range is described in section 10.1. characteristic sym min typ (1) max units conditions input low voltage i/o ports mclr (schmitt trigger) t0cki (schmitt trigger) osc1 (schmitt trigger) v il v ss v ss v ss v ss v ss 0.2 v dd 0.15 v dd 0.15 v dd 0.15 v dd 0.3 v dd v v v v v pin at hi-impedance rc (4) option only xt option input high voltage i/o ports mclr (schmitt trigger) t0cki (schmitt trigger) osc1 (schmitt trigger) v ih 0.45 v dd 2.0 0.36 v dd 0.85 v dd 0.85 v dd 0.85 v dd 0.7 v dd v dd v dd v dd v dd v dd v dd v dd v v v v v v v for all v dd (5) 4.0 v < v dd 5.5 v (5) v dd > 5.5 v rc (4) option only xt option hysteresis of schmitt trigger inputs v hys 0.15v dd * v input leakage current (2,3) i/o ports mclr t0cki osc1 i il ? ? ? ? 0.5 0.5 0.5 0.5 +1 +5 +3 +3 m a m a m a m a m a for v dd 5.5 v v ss v pin v dd , pin at hi-impedance v pin = v ss + 0.25 v v pin = v dd v ss v pin v dd v ss v pin v dd , xt option output low voltage i/o ports osc2/clkout v ol 0.6 0.6 v v i ol = 2.0 ma, v dd = 4.5 v i ol = 1.6 ma, v dd = 4.5 v, rc option output high voltage i/o ports (3) osc2/clkout v oh v dd ?0.7 v dd ?0.7 v v i oh = ?.0 ma, v dd = 4.5 v i oh = ?.0 ma, v dd = 4.5 v, rc option * these parameters are characterized but not tested. note 1: data in the typical (?yp? column is based on characterization results at 25 c. this data is for design guidance only and is not tested. 2: the leakage current on the mclr /v pp pin is strongly dependent on the applied voltage level. the speci?d levels represent normal operating conditions. higher leakage current may be measured at different input voltage. 3: negative current is de?ed as coming out of the pin. 4: for rc option, the osc1/clkin pin is a schmitt trigger input. it is not recommended that the PIC16C52 be driven with external clock in rc mode. 5: the user may use the better of the two speci?ations.
pic16c5x PIC16C52 ds30453b-page 62 preliminary 1998 microchip technology inc. 10.3 t iming p arameter symbology a nd load conditions the timing parameter symbols have been created following one of the following formats: 1. tpps2pps 2. tpps t f frequency t time lowercase subscripts (pp) and their meanings: pp 2 to mc mclr ck clkout osc oscillator cy cycle time os osc1 drt device reset timer t0 t0cki io i/o port uppercase letters and their meanings: s f fall p period h high r rise i invalid (hi-impedance) v valid l low z hi-impedance figure 10-1: load conditions - PIC16C52 c l v ss pin c l = 50 pf for all pins except osc2 15 pf for osc2 in xt mode when external clock is used to drive osc1
1998 microchip technology inc. preliminary ds30453b-page 63 PIC16C52 pic16c5x 10.4 timing dia grams and speci cations figure 10-2: external clock timing - PIC16C52 table 10-1: external clock timing requirements - PIC16C52 ac characteristics standard operating conditions (unless otherwise speci?d) operating temperature 0 c t a +70 c (commercial) ?0 c t a +85 c (industrial) operating voltage v dd range is described in section 10.1. parameter no. sym characteristic min typ (1) max units conditions f osc external clkin frequency (2) dc 4 mhz xt osc mode oscillator frequency (2) dc 4 mhz rc osc mode 0.1 4 mhz xt osc mode 1t osc external clkin period (2) 250 ns rc osc mode 250 ns xt osc mode oscillator period (2) 250 ns rc osc mode 250 10,000 ns xt osc mode 2t cy instruction cycle time (3) 4/f osc 3 tosl, tosh clock in (osc1) low or high time 85* ns xt oscillator 4 tosr, tosf clock in (osc1) rise or fall time 25* ns xt oscillator * these parameters are characterized but not tested. note 1: data in the typical (?yp? column is at 5v, 25 c unless otherwise stated. these parameters are for design guidance only and are not tested. 2: all speci?d values are based on characterization data for that particular oscillator type under standard operating condi- tions with the device executing code. exceeding these speci?d limits may result in an unstable oscillator operation and/or higher than expected current consumption. when an external clock input is used, the ?ax cycle time limit is ?c (no clock) for all devices. 3: instruction cycle period (t cy ) equals four times the input oscillator time base period. osc1 clkout q4 q1 q2 q3 q4 q1 133 44 2
pic16c5x PIC16C52 ds30453b-page 64 preliminary 1998 microchip technology inc. figure 10-3: clkout and i/o timing - PIC16C52 table 10-2: clkout and i/o timing requirements - PIC16C52 ac characteristics standard operating conditions (unless otherwise speci?d) operating temperature 0 c t a +70 c (commercial) ?0 c t a +85 c (industrial) operating voltage v dd range is described in section 10.1. parameter no. sym characteristic min typ (1) max units 10 tosh2ckl osc1 - to clkout (2) 15 30** ns 11 tosh2ckh osc1 - to clkout - (2) 15 30** ns 12 tckr clkout rise time (2) 5 15** ns 13 tckf clkout fall time (2) 5 15** ns 14 tckl2iov clkout to port out valid (2) 40** ns 15 tiov2ckh port in valid before clkout - (2) 0.25 t cy + 30* ns 16 tckh2ioi port in hold after clkout - (2) 0* ns 17 tosh2iov osc1 - (q1 cycle) to port out valid (3) 100* ns 18 tosh2ioi osc1 - (q2 cycle) to port input invalid (i/o in hold time) tbd ns 19 tiov2osh port input valid to osc1 - (i/o in setup time) tbd ns 20 tior port output rise time (3) 10 25** ns 21 tiof port output fall time (3) 10 25** ns * these parameters are characterized but not tested. ** these parameters are design targets and are not tested. no characterization data available at this time. note 1: data in the typical (?yp? column is at 5v, 25 c unless otherwise stated. these parameters are for design guidance only and are not tested. 2: measurements are taken in rc mode where clkout output is 4 x t osc . 3: see figure 10-1 for loading conditions. osc1 clkout i/o pin (input) i/o pin (output) q4 q1 q2 q3 10 13 14 17 20, 21 18 15 11 12 16 old value new value note: all tests must be done with speci?d capacitive loads (see data sheet) 50 pf on i/o pins and clkout. 19
1998 microchip technology inc. preliminary ds30453b-page 65 PIC16C52 pic16c5x figure 10-4: reset and device reset timer timing - PIC16C52 table 10-3: reset and device reset timer - PIC16C52 ac characteristics standard operating conditions (unless otherwise speci?d) operating temperature 0 c t a +70 c (commercial) ?0 c t a +85 c (industrial) operating voltage v dd range is described in section 10.1. parameter no. sym characteristic min typ (1) max units conditions 30 tmcl mclr pulse width (low) 100* ns v dd = 5 v 32 t drt device reset timer period 9* 18* 30* ms v dd = 5 v (commercial) 34 tio z i/o hi-impedance from mclr low 100* ns * these parameters are characterized but not tested. note 1: data in the typical (?yp? column is at 5v, 25 c unless otherwise stated. these parameters are for design guidance only and are not tested. v dd mclr internal por drt time-out internal reset 32 34 i/o pin 32 32 34 (note 1) note 1: i/o pins must be taken out of hi-impedance mode by enabling the output drivers in software. 30
pic16c5x PIC16C52 ds30453b-page 66 preliminary 1998 microchip technology inc. figure 10-5: timer0 clock timings - PIC16C52 table 10-4: timer0 clock requirements - PIC16C52 ac characteristics standard operating conditions (unless otherwise speci?d) operating temperature 0 c t a +70 c (commercial) ?0 c t a +85 c (industrial) operating voltage v dd range is described in section 10.1. parameter no. sym characteristic min typ (1) max units conditions 40 tt0h t0cki high pulse width - no prescaler 0.5 t cy + 20* ns - with prescaler 10* ns 41 tt0l t0cki low pulse width - no prescaler 0.5 t cy + 20* ns - with prescaler 10* ns 42 tt0p t0cki period 20 or t cy + 40 * n ns whichever is greater. n = prescale value (1, 2, 4,..., 256) * these parameters are characterized but not tested. note 1: data in the typical (?yp? column is at 5v, 25 c unless otherwise stated. these parameters are for design guidance only and are not tested. t0cki 40 41 42
1998 microchip technology inc. preliminary ds30453b-page 67 pic16c54/55/56/57 pic16c5x 11.0 electrical characteristics - pic16c54/55/56/57 absolute maximum ratings? ambient temperature under bias ................................................................................................. .......... ?5 c to +125 c storage temperature............................................................................................................ .................. ?5 c to +150 c voltage on v dd with respect to v ss ............................................................................................................... 0v to +7.5v voltage on mclr with respect to v ss (2) ......................................................................................................... 0v to +14v voltage on all other pins with respect to v ss ................................................................................. ?.6v to (v dd + 0.6v) total power dissipation (1) ............................................................................................................................... .....800 mw max. current out of v ss pin........................................................................................................................... ........150 ma max. current into v dd pin........................................................................................................................... ...........100 ma max. current into an input pin (t0cki only) ..................................................................................................................... 500 m a input clamp current, i ik (v i < 0 or v i > v dd ) .................................................................................................................... 20 ma output clamp current, i ok (v o < 0 or v o > v dd ) ............................................................................................................ 20 ma max. output current sunk by any i/o pin ........................................................................................ ........................25 ma max. output current sourced by any i/o pin..................................................................................... ......................20 ma max. output current sourced by a single i/o port (porta, b or c) ............................................................... ........40 ma max. output current sunk by a single i/o port (porta, b or c) .................................................................. ..........50 ma note 1: power dissipation is calculated as follows: pdis = v dd x {i dd ? ? i oh } + ? {(v dd ?v oh ) x i oh } + ? (v ol x i ol ) note 2: voltage spikes below v ss at the mclr pin, inducing currents greater than 80 ma, may cause latch-up. thus, a series resistor of 50 to 100 w should be used when applying a ?ow level to the mclr pin rather than pull- ing this pin directly to v ss ? notice: stresses above those listed under ?aximum ratings may cause permanent damage to the device. this is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this speci?ation is not implied. exposure to maximum rating conditions for extended periods may affect device reliability.
pic16c5x pic16c54/55/56/57 ds30453b-page 68 preliminary 1998 microchip technology inc. table 11-1: cross reference of device specs for oscillator configurations (rc, xt & 10) and frequencies of operation (commercial devices) table 11-2: cross reference of device specs for oscillator configurations (hs, lp & jw) and frequencies of operation (commercial devices) osc pic16c5x-rc pic16c5x-xt pic16c5x-10 rc v dd : 3.0 v to 6.25 v i dd : 3.3 ma max. at 5. v i pd : 9 m a max. at 3.0 v, wdt dis freq: 4 mhz max. n/a n/a xt v dd : 3.0v to 6.25v i dd : 1.8 ma typ. at 5.5v i pd : 0.6 m a typ. at 3.0v wdt dis freq: 4 mhz max. v dd : 3.0v to 6.25v i dd : 3.3 ma max. at 5.5v i pd : 9 m a max. at 3.0v, wdt dis freq: 4 mhz max. n/a hs n/a n/a v dd : 4.5v to 5.5v i dd : 10 ma max. at 5.5v i pd : 9 m a max. at 3.0v, wdt dis freq: 10 mhz max. lp v dd : 2.5v to 6.25v i dd : 15 m a typ. at 3.0v i pd : 0.6 m a typ. at 3.0v, wdt dis freq: 40 khz max. v dd : 2.5v to 6.25v i dd : 15 m a typ. at 3.0v i pd : 0.6 m a typ. at 3.0v, wdt dis freq: 40 khz max. v dd : 2.5v to 6.25v i dd : 15 m a typ. at 3.0v i pd : 0.6 m a typ. at 3.0v, wdt dis freq: 40 khz max. the shaded sections indicate oscillator selections which should work by design, but are not tested. it is recommended that the user select the device type from information in unshaded sections. osc pic16c5x-hs pic16c5x-lp pic16c5x/jw rc n/a n/a v dd : 3.0v to 6.25v i dd : 3.3 ma max. at 5.5v i pd : 9 m a max. at 3.0v, wdt dis freq: 4 mhz max. xt n/a n/a v dd : 3.0v to 6.25v i dd : 3.3 ma max. at 5.5v i pd : 9 m a max. at 3.0v, wdt dis freq: 4 mhz max. hs v dd : 4.5v to 5.5v i dd : 20 ma max. at 5.5v i pd : 9 m a max. at 3.0v, wdt dis freq: 20 mhz max. n/a v dd : 4.5v to 5.5v i dd : 20 ma max. at 5.5v i pd : 9 m a max. at 3.0v, wdt dis freq: 20 mhz max. lp v dd : 2.5v to 6.25v i dd : 15 m a typ. at 3.0v i pd : 0.6 m a typ. at 3.0v, wdt dis freq: 40 khz max. v dd : 2.5v to 6.25v i dd : 32 m a max. at 32 khz, 3.0v i pd : 9 m a max. at 3.0v, wdt dis freq: 40 khz max. v dd : 2.5v to 6.25v i dd : 32 m a max. at 32 khz, 3.0v i pd : 9 m a max. at 3.0v, wdt dis freq: 40 khz max. the shaded sections indicate oscillator selections which should work by design, but are not tested. it is recommended that the user select the device type from information in unshaded sections.
1998 microchip technology inc. preliminary ds30453b-page 69 pic16c54/55/56/57 pic16c5x 11.1 dc characteristics: p ic16c5 4/55/56/57 -rc, xt , 10, hs, lp (commer cial ) dc characteristics power supply pins standard operating conditions (unless otherwise speci?d) operating temperature 0 c t a +70 c characteristic sym min typ (1) max units conditions supply voltage pic16c5x-rc pic16c5x-xt pic16c5x-10 pic16c5x-hs pic16c5x-lp v dd 3.0 3.0 4.5 4.5 2.5 6.25 6.25 5.5 5.5 6.25 v v v v v f osc = dc to 4 mhz f osc = dc to 4 mhz f osc = dc to 10 mhz f osc = dc to 20 mhz f osc = dc to 40 khz ram data retention voltage (2) v dr 1.5* v device in sleep mode v dd start voltage to ensure power-on reset v por v ss v see section 7.4 for details on power-on reset v dd rise rate to ensure power-on reset s vdd 0.05* v/ms see section 7.4 for details on power-on reset supply current (3) pic16c5x-rc (4) pic16c5x-xt pic16c5x-10 pic16c5x-hs pic16c5x-lp i dd 1.8 1.8 4.8 4.8 9.0 15 3.3 3.3 10 10 20 32 ma ma ma ma ma m a f osc = 4 mhz, v dd = 5.5v f osc = 4 mhz, v dd = 5.5v f osc = 10 mhz, v dd = 5.5v f osc = 10 mhz, v dd = 5.5v f osc = 20 mhz, v dd = 5.5v f osc = 32 khz, v dd = 3.0v, wdt disabled power down current (5) i pd 4.0 0.6 12 9 m a m a v dd = 3.0v, wdt enabled v dd = 3.0v, wdt disabled * these parameters are characterized but not tested. note 1: data in the typical (?yp? column is based on characterization results at 25 c. this data is for design guidance only and is not tested. 2: this is the limit to which v dd can be lowered in sleep mode without losing ram data. 3: the supply current is mainly a function of the operating voltage and frequency. other factors such as bus loading, oscillator type, bus rate, internal code execution pattern, and temperature also have an impact on the current consumption. a) the test conditions for all i dd measurements in active operation mode are: osc1 = external square wave, from rail-to-rail; all i/o pins tristated, pulled to v ss , t0cki = v dd , mclr = v dd ; wdt enabled/disabled as speci?d. b) for standby current measurements, the conditions are the same, except that the device is in sleep mode. 4: does not include current through rext. the current through the resistor can be estimated by the formula: i r = v dd /2rext (ma) with rext in k w . 5: the power down current in sleep mode does not depend on the oscillator type. power down current is measured with the part in sleep mode, with all i/o pins in hi-impedance state and tied to v dd and v ss .
pic16c5x pic16c54/55/56/57 ds30453b-page 70 preliminary 1998 microchip technology inc. 11.2 dc characteristics: p ic16c5 4/55/56/57 -rc i , xt i , 10 i , hs i , lp i (industrial ) dc characteristics power supply pins standard operating conditions (unless otherwise speci?d) operating temperature ?0 c t a +85 c characteristic sym min typ (1) max units conditions supply voltage pic16c5x-rci pic16c5x-xti pic16c5x-10i pic16c5x-hsi pic16c5x-lpi v dd 3.0 3.0 4.5 4.5 2.5 6.25 6.25 5.5 5.5 6.25 v v v v v f osc = dc to 4 mhz f osc = dc to 4 mhz f osc = dc to 10 mhz f osc = dc to 20 mhz f osc = dc to 40 khz ram data retention voltage (2) v dr 1.5* v device in sleep mode v dd start voltage to ensure power-on reset v por ? ss v see section 7.4 for details on power-on reset v dd rise rate to ensure power-on reset s vdd 0.05* v/ms see section 7.4 for details on power-on reset supply current (3) pic16c5x-rci (4) pic16c5x-xti pic16c5x-10i pic16c5x-hsi pic16c5x-lpi i dd 1.8 1.8 4.8 4.8 9.0 15 3.3 3.3 10 10 20 40 ma ma ma ma ma m a f osc = 4 mhz, v dd = 5.5v f osc = 4 mhz, v dd = 5.5v f osc = 10 mhz, v dd = 5.5v f osc = 10 mhz, v dd = 5.5v f osc = 20 mhz, v dd = 5.5v f osc = 32 khz, v dd = 3.0v, wdt disabled power down current (5) i pd 4.0 0.6 14 12 m a m a v dd = 3.0v, wdt enabled v dd = 3.0v, wdt disabled * these parameters are characterized but not tested. note 1: data in the typical (?yp? column is based on characterization results at 25 c. this data is for design guidance only and is not tested. 2: this is the limit to which v dd can be lowered in sleep mode without losing ram data. 3: the supply current is mainly a function of the operating voltage and frequency. other factors such as bus loading, oscillator type, bus rate, internal code execution pattern, and temperature also have an impact on the current consumption. a) the test conditions for all i dd measurements in active operation mode are: osc1 = external square wave, from rail-to-rail; all i/o pins tristated, pulled to v ss , t0cki = v dd , mclr = v dd ; wdt enabled/disabled as speci?d. b) for standby current measurements, the conditions are the same, except that the device is in sleep mode. 4: does not include current through rext. the current through the resistor can be estimated by the formula: i r = v dd /2rext (ma) with rext in k w . 5: the power down current in sleep mode does not depend on the oscillator type. power down current is measured with the part in sleep mode, with all i/o pins in hi-impedance state and tied to v dd and v ss .
1998 microchip technology inc. preliminary ds30453b-page 71 pic16c54/55/56/57 pic16c5x 11.3 dc characteristics: p ic16c5 4/55/56/57 -rc e , xt e , 10 e , hs e , lp e ( extended ) dc characteristics power supply pins standard operating conditions (unless otherwise speci?d) operating temperature ?0 c t a +125 c characteristic sym min typ (1) max units conditions supply voltage pic16c5x-rce pic16c5x-xte pic16c5x-10e pic16c5x-hse pic16c5x-lpe v dd 3.25 3.25 4.5 4.5 2.5 6.0 6.0 5.5 5.5 6.0 v v v v v f osc = dc to 4 mhz f osc = dc to 4 mhz f osc = dc to 10 mhz f osc = dc to 16 mhz f osc = dc to 40 khz ram data retention voltage (2) v dr 1.5* v device in sleep mode v dd start voltage to ensure power-on reset v por ? ss v see section 7.4 for details on power-on reset v dd rise rate to ensure power-on reset s vdd 0.05* v/ms see section 7.4 for details on power-on reset supply current (3) pic16c5x-rce (4) pic16c5x-xte pic16c5x-10e pic16c5x-hse pic16c5x-lpe i dd 1.8 1.8 4.8 4.8 9.0 19 3.3 3.3 10 10 20 55 ma ma ma ma ma m a f osc = 4 mhz, v dd = 5.5v f osc = 4 mhz, v dd = 5.5v f osc = 10 mhz, v dd = 5.5v f osc = 10 mhz, v dd = 5.5v f osc = 16 mhz, v dd = 5.5v f osc = 32 khz, v dd = 3.25v, wdt disabled power down current (5) i pd 5.0 0.8 22 18 m a m a v dd = 3.25v, wdt enabled v dd = 3.25v, wdt disabled * these parameters are characterized but not tested. note 1: data in the typical (?yp? column is based on characterization results at 25 c. this data is for design guidance only and is not tested. 2: this is the limit to which v dd can be lowered in sleep mode without losing ram data. 3: the supply current is mainly a function of the operating voltage and frequency. other factors such as bus loading, oscillator type, bus rate, internal code execution pattern, and temperature also have an impact on the current consumption. a) the test conditions for all i dd measurements in active operation mode are: osc1 = external square wave, from rail-to-rail; all i/o pins tristated, pulled to v ss , t0cki = v dd , mclr = v dd ; wdt enabled/disabled as speci?d. b) for standby current measurements, the conditions are the same, except that the device is in sleep mode. 4: does not include current through rext. the current through the resistor can be estimated by the formula: i r = v dd /2rext (ma) with rext in k w . 5: the power down current in sleep mode does not depend on the oscillator type. power down current is measured with the part in sleep mode, with all i/o pins in hi-impedance state and tied to v dd and v ss .
pic16c5x pic16c54/55/56/57 ds30453b-page 72 preliminary 1998 microchip technology inc. 11.4 dc characteristics: p ic16c5 4/55/56/57 -rc, xt , 10, hs, lp (commer cial) p ic16c5 4/55/56/57 -rc i , xt i , 10 i , hs i , lp i (industrial) dc characteristics all pins except power supply pins standard operating conditions (unless otherwise speci?d) operating temperature 0 c t a +70 c (commercial) ?0 c t a +85 c (industrial) operating voltage v dd range is described in section 11.1, section 11.2 and section 11.3. characteristic sym min typ (1) max units conditions input low voltage i/o ports mclr (schmitt trigger) t0cki (schmitt trigger) osc1 (schmitt trigger) v il v ss v ss v ss v ss v ss 0.2 v dd 0.15 v dd 0.15 v dd 0.15 v dd 0.3 v dd v v v v v pin at hi-impedance pic16c5x-rc only (4) pic16c5x-xt, 10, hs, lp input high voltage i/o ports mclr (schmitt trigger) t0cki (schmitt trigger) osc1 (schmitt trigger) v ih 0.45 v dd 2.0 0.36 v dd 0.85 v dd 0.85 v dd 0.85 v dd 0.7 v dd v dd v dd v dd v dd v dd v dd v dd v v v v v v v for all v dd (5) 4.0v < v dd 5.5v (5) v dd > 5.5v pic16c5x-rc only (4) pic16c5x-xt, 10, hs, lp hysteresis of schmitt trigger inputs v hys 0.15v dd * v input leakage current (2,3) i/o ports mclr t0cki osc1 i il ? ? ? ? 0.5 0.5 0.5 0.5 +1 +5 +3 +3 m a m a m a m a m a for v dd 5.5v v ss v pin v dd , pin at hi-impedance v pin = v ss + 0.25v v pin = v dd v ss v pin v dd v ss v pin v dd , pic16c5x-xt, 10, hs, lp output low voltage i/o ports osc2/clkout v ol 0.6 0.6 v v i ol = 8.7 ma, v dd = 4.5v i ol = 1.6 ma, v dd = 4.5v, pic16c5x-rc output high voltage i/o ports (3) osc2/clkout v oh v dd ?0.7 v dd ?0.7 v v i oh = ?.4 ma, v dd = 4.5v i oh = ?.0 ma, v dd = 4.5v, pic16c5x-rc * these parameters are characterized but not tested. note 1: data in the typical (?yp? column is based on characterization results at 25 c. this data is for design guidance only and is not tested. 2: the leakage current on the mclr /v pp pin is strongly dependent on the applied voltage level. the speci?d levels represent normal operating conditions. higher leakage current may be measured at different input voltage. 3: negative current is de?ed as coming out of the pin. 4: for pic16c5x-rc devices, the osc1/clkin pin is a schmitt trigger input. it is not recommended that the pic16c5x be driven with external clock in rc mode. 5: the user may use the better of the two speci?ations.
1998 microchip technology inc. preliminary ds30453b-page 73 pic16c54/55/56/57 pic16c5x 11.5 dc characteristics: p ic16c5 4/55/56/57 -rc, xt , 10, hs, lp ( extended ) dc characteristics all pins except power supply pins standard operating conditions (unless otherwise speci?d) operating temperature ?0 c t a +125 c operating voltage v dd range is described in section 11.1, section 11.2 and section 11.3. characteristic sym min typ (1) max units conditions input low voltage i/o ports mclr (schmitt trigger) t0cki (schmitt trigger) osc1 (schmitt trigger) v il vss vss vss vss vss 0.15 v dd 0.15 v dd 0.15 v dd 0.15 v dd 0.3 v dd v v v v v pin at hi-impedance pic16c5x-rc only (4) pic16c5x-xt, 10, hs, lp input high voltage i/o ports mclr (schmitt trigger) t0cki (schmitt trigger) osc1 (schmitt trigger) v ih 0.45 v dd 2.0 0.36 v dd 0.85 v dd 0.85 v dd 0.85 v dd 0.7 v dd v dd v dd v dd v dd v dd v dd v dd v v v v v v v for all v dd (5) 4.0v < v dd 5.5v (5) v dd > 5.5 v pic16c5x-rc only (4) pic16c5x-xt, 10, hs, lp hysteresis of schmitt trigger inputs v hys 0.15v dd * v input leakage current (2,3) i/o ports mclr t0cki osc1 i il ? ? ? ? 0.5 0.5 0.5 0.5 +1 +5 +3 +3 m a m a m a m a m a for v dd 5.5 v v ss v pin v dd , pin at hi-impedance v pin = v ss + 0.25v v pin = v dd v ss v pin v dd v ss v pin v dd , pic16c5x-xt, 10, hs, lp output low voltage i/o ports osc2/clkout v ol 0.6 0.6 v v i ol = 8.7 ma, v dd = 4.5v i ol = 1.6 ma, v dd = 4.5v, pic16c5x-rc output high voltage i/o ports (3) osc2/clkout v oh v dd ?0.7 v dd ?0.7 v v i oh = ?.4 ma, v dd = 4.5v i oh = ?.0 ma, v dd = 4.5v, pic16c5x-rc * these parameters are characterized but not tested. note 1: data in the typical (?yp? column is based on characterization results at 25 c. this data is for design guidance only and is not tested. 2: the leakage current on the mclr /v pp pin is strongly dependent on the applied voltage level. the speci?d levels represent normal operating conditions. higher leakage current may be measured at different input voltage. 3: negative current is de?ed as coming out of the pin. 4: for pic16c5x-rc devices, the osc1/clkin pin is a schmitt trigger input. it is not recommended that the pic16c5x be driven with external clock in rc mode. 5: the user may use the better of the two speci?ations.
pic16c5x pic16c54/55/56/57 ds30453b-page 74 preliminary 1998 microchip technology inc. 11.6 t iming p arameter symbology a nd load conditions the timing parameter symbols have been created following one of the following formats: 1. tpps2pps 2. tpps t f frequency t time lowercase subscripts (pp) and their meanings: pp 2 to mc mclr ck clkout osc oscillator cy cycle time os osc1 drt device reset timer t0 t0cki io i/o port wdt watchdog timer uppercase letters and their meanings: s f fall p period h high r rise i invalid (hi-impedance) v valid l low z hi-impedance figure 11-1: load conditions - pic16c54/55/56/57 c l v ss pin c l = 50 pf for all pins except osc2 15 pf for osc2 in xt, hs or lp modes when external clock is used to drive osc1
1998 microchip technology inc. preliminary ds30453b-page 75 pic16c54/55/56/57 pic16c5x 11.7 timing dia grams and speci cations figure 11-2: external clock timing - pic16c54/55/56/57 table 11-3: external clock timing requirements - pic16c54/55/56/57 ac characteristics standard operating conditions (unless otherwise speci?d) operating temperature 0 c t a +70 c (commercial) ?0 c t a +85 c (industrial) ?0 c t a +125 c (extended) operating voltage v dd range is described in section 11.1, section 11.2 and section 11.3 parameter no. sym characteristic min typ (1) max units conditions f osc external clkin frequency (2) dc 4 mhz xt osc mode dc 10 mhz 10 mhz mode dc 20 mhz hs osc mode (com/indust) dc 16 mhz hs osc mode (extended) dc 40 khz lp osc mode oscillator frequency (2) dc 4 mhz rc osc mode 0.1 4 mhz xt osc mode 4 10 mhz 10 mhz mode 4 20 mhz hs osc mode (com/indust) 4 16 mhz hs osc mode (extended) dc 40 khz lp osc mode * these parameters are characterized but not tested. note 1: data in the typical (?yp? column is at 5.0v, 25 c unless otherwise stated. these parameters are for design guidance only and are not tested. 2: all speci?d values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. exceeding these speci?d limits may result in an unstable oscillator operation and/or higher than expected current consumption. when an external clock input is used, the ?ax cycle time limit is ?c (no clock) for all devices. 3: instruction cycle period (t cy ) equals four times the input oscillator time base period. osc1 clkout q4 q1 q2 q3 q4 q1 133 44 2
pic16c5x pic16c54/55/56/57 ds30453b-page 76 preliminary 1998 microchip technology inc. 1t osc external clkin period (2) 250 ns xt osc mode 100 ns 10 mhz mode 50 ns hs osc mode (com/indust) 62.5 ns hs osc mode (extended) 25 m s lp osc mode oscillator period (2) 250 ns rc osc mode 250 10,000 ns xt osc mode 100 250 ns 10 mhz mode 50 250 ns hs osc mode (com/indust) 62.5 250 ns hs osc mode (extended) 25 m s lp osc mode 2t cy instruction cycle time (3) 4/f osc 3 tosl, tosh clock in (osc1) low or high time 85* ns xt oscillator 20* ns hs oscillator 2* m s lp oscillator 4 tosr, tosf clock in (osc1) rise or fall time 25* ns xt oscillator 25* ns hs oscillator 50* ns lp oscillator table 11-3: external clock timing requirements - pic16c54/55/56/57 (con?) ac characteristics standard operating conditions (unless otherwise speci?d) operating temperature 0 c t a +70 c (commercial) ?0 c t a +85 c (industrial) ?0 c t a +125 c (extended) operating voltage v dd range is described in section 11.1, section 11.2 and section 11.3 parameter no. sym characteristic min typ (1) max units conditions * these parameters are characterized but not tested. note 1: data in the typical (?yp? column is at 5.0v, 25 c unless otherwise stated. these parameters are for design guidance only and are not tested. 2: all speci?d values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. exceeding these speci?d limits may result in an unstable oscillator operation and/or higher than expected current consumption. when an external clock input is used, the ?ax cycle time limit is ?c (no clock) for all devices. 3: instruction cycle period (t cy ) equals four times the input oscillator time base period.
1998 microchip technology inc. preliminary ds30453b-page 77 pic16c54/55/56/57 pic16c5x figure 11-3: clkout and i/o timing - pic16c54/55/56/57 table 11-4: clkout and i/o timing requirements - pic16c54/55/56/57 ac characteristics standard operating conditions (unless otherwise speci?d) operating temperature 0 c t a +70 c (commercial) ?0 c t a +85 c (industrial) ?0 c t a +125 c (extended) operating voltage v dd range is described in section 11.1, section 11.2 and section 11.3 parameter no. sym characteristic min typ (1) max units 10 tosh2ckl osc1 - to clkout (2) 15 30** ns 11 tosh2ckh osc1 - to clkout - (2) 15 30** ns 12 tckr clkout rise time (2) 5 15** ns 13 tckf clkout fall time (2) 5 15** ns 14 tckl2iov clkout to port out valid (2) 40** ns 15 tiov2ckh port in valid before clkout - (2) 0.25 t cy + 30* ns 16 tckh2ioi port in hold after clkout - (2) 0* ns 17 tosh2iov osc1 - (q1 cycle) to port out valid (3) 100* ns 18 tosh2ioi osc1 - (q2 cycle) to port input invalid (i/o in hold time) tbd ns 19 tiov2osh port input valid to osc1 - (i/o in setup time) tbd ns 20 tior port output rise time (3) 10 25** ns 21 tiof port output fall time (3) 10 25** ns * these parameters are characterized but not tested. ** these parameters are design targets and are not tested. no characterization data available at this time. note 1: data in the typical (?yp? column is at 5.0v, 25 c unless otherwise stated. these parameters are for design guidance only and are not tested. 2: measurements are taken in rc mode where clkout output is 4 x t osc . 3: see figure 11-1 for loading conditions. osc1 clkout i/o pin (input) i/o pin (output) q4 q1 q2 q3 10 13 14 17 20, 21 18 15 11 12 16 old value new value note: all tests must be done with speci?d capacitive loads (see data sheet) 50 pf on i/o pins and clkout. 19
pic16c5x pic16c54/55/56/57 ds30453b-page 78 preliminary 1998 microchip technology inc. figure 11-4: reset, watchdog timer, and device reset timer timing - pic16c54/55/56/57 table 11-5: reset, watchdog timer, and device reset timer - pic16c54/55/56/57 ac characteristics standard operating conditions (unless otherwise speci?d) operating temperature 0 c t a +70 c (commercial) ?0 c t a +85 c (industrial) ?0 c t a +125 c (extended) operating voltage v dd range is described in section 11.1, section 11.2 and section 11.3 parameter no. sym characteristic min typ (1) max units conditions 30 tmcl mclr pulse width (low) 100* ns v dd = 5.0v 31 twdt watchdog timer time-out period (no prescaler) 9* 18* 30* ms v dd = 5.0v (commercial) 32 t drt device reset timer period 9* 18* 30* ms v dd = 5.0v (commercial) 34 tio z i/o hi-impedance from mclr low 100* ns * these parameters are characterized but not tested. note 1: data in the typical (?yp? column is at 5.0v, 25 c unless otherwise stated. these parameters are for design guidance only and are not tested. v dd mclr internal por drt time-out internal reset watchdog timer reset 32 31 34 i/o pin 32 32 34 (note 1) note 1: i/o pins must be taken out of hi-impedance mode by enabling the output drivers in software. 30
1998 microchip technology inc. preliminary ds30453b-page 79 pic16c54/55/56/57 pic16c5x figure 11-5: timer0 clock timings - pic16c54/55/56/57 table 11-6: timer0 clock requirements - pic16c54/55/56/57 ac characteristics standard operating conditions (unless otherwise speci?d) operating temperature 0 c t a +70 c (commercial) ?0 c t a +85 c (industrial) ?0 c t a +125 c (extended) operating voltage v dd range is described in section 11.1, section 11.2 and section 11.3 parameter no. sym characteristic min typ (1) max units conditions 40 tt0h t0cki high pulse width - no prescaler 0.5 t cy + 20* ns - with prescaler 10* ns 41 tt0l t0cki low pulse width - no prescaler 0.5 t cy + 20* ns - with prescaler 10* ns 42 tt0p t0cki period 20 or t cy + 40 * n ns whichever is greater. n = prescale value (1, 2, 4,..., 256) * these parameters are characterized but not tested. note 1: data in the typical (?yp? column is at 5.0v, 25 c unless otherwise stated. these parameters are for design guidance only and are not tested. t0cki 40 41 42
pic16c5x pic16c54/55/56/57 ds30453b-page 80 preliminary 1998 microchip technology inc. notes:
1998 microchip technology inc. preliminary ds30453b-page 81 pic16c54/55/56/57 pic16c5x 12.0 dc and ac characteristics - pic16c54/55/56/57 the graphs and tables provided in this section are for design guidance and are not tested. in some graphs or tables the data presented are outside speci?d operating range (e.g., outside speci?d v dd range). this is for information only and devices will operate properly only within the speci?d range. the data presented in this section is a statistical summary of data collected on units from different lots over a period of time. ?ypical represents the mean of the distribution while ?ax or ?in represents (mean + 3 s ) and (mean ?3 s ) respectively, where s is standard deviation. figure 12-1: typical rc oscillator frequency vs. temperature table 12-1: rc oscillator frequencies cext rext average fosc @ 5 v, 25 c 20 pf 3.3 k 4.973 mhz 27% 5 k 3.82 mhz 21% 10 k 2.22 mhz 21% 100 k 262.15 khz 31% 100 pf 3.3 k 1.63 mhz 13% 5 k 1.19 mhz 13% 10 k 684.64 khz 18% 100 k 71.56 khz 25% 300 pf 3.3 k 660 khz 10% 5.0 k 484.1 khz 14% 10 k 267.63 khz 15% 160 k 29.44 khz 19% the frequencies are measured on dip packages. the percentage variation indicated here is part-to-part variation due to normal process distribution. the variation indicated is 3 standard deviation from average value for v dd = 5 v. f osc f osc (25 c) 1.10 1.08 1.06 1.04 1.02 1.00 0.98 0.96 0.94 0.92 0.90 010 20253040506070 t( c) frequency normalized to +25 c v dd = 5.5 v v dd = 3.5 v rext 3 10 k w cext = 100 pf 0.88
pic16c5x pic16c54/55/56/57 ds30453b-page 82 preliminary 1998 microchip technology inc. figure 12-2: typical rc oscillator frequency vs. v dd , c ext = 20 p f 5.5 5.0 4.5 4.0 3.5 3.0 2.5 2.0 1.5 1.0 0.5 0.0 3.0 3.5 4.0 4.5 5.0 5.5 6.0 v dd (volts) f osc (mhz) r = 3.3k r = 5k r = 10k r = 100k measured on dip packages, t = 25 c figure 12-3: typical rc oscillator frequency vs. v dd , c ext = 100 p f figure 12-4: typical rc oscillator frequency vs. v dd , c ext = 300 p f 1.8 1.6 1.4 1.2 1.0 0.8 0.6 0.4 0.2 0.0 3.0 3.5 4.0 4.5 5.0 5.5 6.0 v dd (volts) f osc (mhz) r = 3.3k r = 5k r = 10k r = 100k measured on dip packages, t = 25 c 800 700 600 500 400 300 200 100 0 3.0 3.5 4.0 4.5 5.0 5.5 6.0 v dd (volts) f osc (khz) r = 3.3k r = 5k r = 10k r = 100k measured on dip packages, t = 25 c
1998 microchip technology inc. preliminary ds30453b-page 83 pic16c54/55/56/57 pic16c5x figure 12-5: typical i pd vs. v dd , watchdog disabled figure 12-6: maximum i pd vs. v dd , watchdog disabled 2.5 2.0 1.5 1.0 0.5 0.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5 6.0 i pd ( m a) v dd (volts) t = 25 c 0 2.5 3.0 3.5 4.0 4.5 5.0 5.5 6.0 i pd ( m a) v dd (volts) 1 6.5 7.0 10 100 +85?c 0?c ?0?c ?5?c +125?c +70?c figure 12-7: typical i pd vs. v dd , watchdog enabled figure 12-8: maximum i pd vs. v dd , watchdog enabled 20 16 12 8 4 0 2.5 3.0 3.5 4.0 4.5 5.0 5.5 6.0 i pd ( m a) v dd (volts) 2 6 10 14 18 t = 25 c +70 c 0 2.5 3.0 3.5 4.0 4.5 5.0 5.5 6.0 i pd ( m a) v dd (volts) 6.5 7.0 40 60 +85 c ?0 c ?5 c 10 20 30 50 i pd , with wdt enabled, has two components: the leakage current which increases with higher temperature and the operating current of the wdt logic which increases with lower temperature. at ?0 c, the latter dominates explaining the apparently anomalous behavior. +125 c 0 c
pic16c5x pic16c54/55/56/57 ds30453b-page 84 preliminary 1998 microchip technology inc. figure 12-9: v th (input threshold voltage) of i/o pins vs. v dd figure 12-10: v ih , v il of mclr , t0cki and osc1 (in rc mode) vs. v dd figure 12-11: v th (input threshold voltage) of osc1 input (in xt, hs, and lp modes) vs. v dd 2.00 1.80 1.60 1.40 1.20 1.00 2.5 3.0 3.5 4.0 4.5 5.0 v dd (volts) min (?0 c to +85 c) 0.80 0.60 5.5 6.0 max (?0 c to +85 c) typ (+25 c) v th (volts) 3.5 3.0 2.5 2.0 1.5 1.0 2.5 3.0 3.5 4.0 4.5 5.0 v dd (volts) 0.5 0.0 5.5 6.0 v ih , v il (volts) 4.0 4.5 v ih min (?0 c to +85 c) v ih max (?0 c to +85 c) v ih typ +25 c v il min (?0 c to +85 c) v il max (?0 c to +85 c) v ih typ +25 c note: these input pins have schmitt trigger input buffers. 2.4 2.2 2.0 1.8 1.6 1.4 2.5 3.0 3.5 4.0 4.5 5.0 v dd (volts) 1.2 1.0 5.5 6.0 typ (+25 c) v th (volts) 2.6 2.8 3.0 3.2 3.4 max (?0 c to +85 c) min (?0 c to +85 c)
1998 microchip technology inc. preliminary ds30453b-page 85 pic16c54/55/56/57 pic16c5x figure 12-12: typical i dd vs. frequency (external clock, 25 c) figure 12-13: maximum i dd vs. frequency (external clock, ?0 c to +85 c) 10k 100k 1m 10m 100m 0.01 0.1 1.0 10 i dd (ma) external clock frequency (hz) 5.0 4.5 4.0 2.5 3.0 3.5 5.5 6.0 6.5 7.0 10k 100k 1m 10m 100m 0.01 0.1 1.0 10 i dd (ma) external clock frequency (hz) 5.0 4.5 4.0 3.5 5.5 6.0 6.5 7.0 2.5 3.0
pic16c5x pic16c54/55/56/57 ds30453b-page 86 preliminary 1998 microchip technology inc. figure 12-14: maximum i dd vs. frequency (external clock ?5 c to +125 c) 10k 100k 1m 10m 100m 0.01 0.1 1.0 10 i dd (ma) external clock frequency (hz) 5.0 4.5 4.0 2.5 3.0 3.5 5.5 6.0 6.5 7.0 figure 12-15: wdt timer time-out period vs. v dd figure 12-16: transconductance (gm) of hs oscillator vs. v dd 50 45 40 35 30 25 20 15 10 5 234567 v dd (volts) wdt period (ms) max +85 c max +70 c typ +25 c min 0 c min ?0 c 9000 8000 7000 6000 5000 4000 3000 2000 100 0 234567 v dd (volts) gm ( m a/v) min +85 c max ?0 c typ +25 c
1998 microchip technology inc. preliminary ds30453b-page 87 pic16c54/55/56/57 pic16c5x figure 12-17: transconductance (gm) of lp oscillator vs. v dd figure 12-18: i oh vs. v oh , v dd = 3 v 45 40 35 30 25 20 15 10 5 0 234567 v dd (volts) gm ( m a/v) min +85 c max ?0 c typ +25 c 0 ? ?0 ?5 ?0 ?5 0 0.5 1.0 1.5 2.0 2.5 v oh (volts) i oh (ma) min +85 c 3.0 typ +25 c max ?0 c figure 12-19: transconductance (gm) of xt oscillator vs. v dd figure 12-20: i oh vs. v oh , v dd = 5 v 2500 2000 1500 1000 500 0 234567 v dd (volts) gm ( m a/v) min +85 c max ?0 c typ +25 c 0 ?0 ?0 ?0 ?0 1.5 2.0 2.5 3.0 3.5 4.0 v oh (volts) i oh (ma) min +85 c max ?0 c 4.5 5.0 typ +25 c
pic16c5x pic16c54/55/56/57 ds30453b-page 88 preliminary 1998 microchip technology inc. figure 12-21: i ol vs. v ol , v dd = 3 v table 12-2: input capacitance for pic16c54/56 pin typical capacitance (pf) 18l pdip 18l soic ra port 5.0 4.3 rb port 5.0 4.3 mclr 17.0 17.0 osc1 4.0 3.5 osc2/clkout 4.3 3.5 t0cki 3.2 2.8 all capacitance values are typical at 25 c. a part-to-part variation of 25% (three standard deviations) should be taken into account. 45 40 35 30 25 20 15 10 5 0 0.0 0.5 1.0 1.5 2.0 2.5 v ol (volts) i ol (ma) min +85 c max ?0 c typ +25 c 3.0 figure 12-22: i ol vs. v ol , v dd = 5 v table 12-3: input capacitance for pic16c55/57 pin typical capacitance (pf) 28l pdip (600 mil) 28l soic ra port 5.2 4.8 rb port 5.6 4.7 rc port 5.0 4.1 mclr 17.0 17.0 osc1 6.6 3.5 osc2/clkout 4.6 3.5 t0cki 4.5 3.5 all capacitance values are typical at 25 c. a part-to-part variation of 25% (three standard deviations) should be taken into account. 90 80 70 60 50 40 30 20 10 0 0.0 0.5 1.0 1.5 2.0 2.5 v ol (volts) i ol (ma) min +85 c max ?0 c typ +25 c 3.0
1998 microchip technology inc. preliminary ds30453b-page 89 pic16cr54a pic16c5x 13.0 electrical characteristics - pic16cr54a absolute maximum ratings? ambient temperature under bias ................................................................................................. .......... ?5 c to +125 c storage temperature............................................................................................................ .................. ?5 c to +150 c voltage on v dd with respect to v ss ..................................................................................................................0 to +7.5v voltage on mclr with respect to v ss (2) ............................................................................................................0 to +14v voltage on all other pins with respect to v ss ................................................................................. ?.6v to (v dd + 0.6v) total power dissipation (1) ............................................................................................................................... .....800 mw max. current out of v ss pin........................................................................................................................... ........150 ma max. current into v dd pin........................................................................................................................... .............50 ma max. current into an input pin (t0cki only) ..................................................................................................................... 500 m a input clamp current, i ik (vi < 0 or vi > v dd ) .................................................................................................................... 20 ma output clamp current, i ok (v0 < 0 or v0 > v dd ) ............................................................................................................. 20 ma max. output current sunk by any i/o pin ........................................................................................ ........................25 ma max. output current sourced by any i/o pin..................................................................................... ......................20 ma max. output current sourced by a single i/o port (porta or b).................................................................. ..........40 ma max. output current sunk by a single i/o port (porta or b) ..................................................................... ............50 ma note 1: power dissipation is calculated as follows: p dis = v dd x {i dd - ? i oh } + ? {(v dd -v oh ) x i oh } + ? (v ol x i ol ) note 2: voltage spikes below vss at the mclr pin, inducing currents greater than 80 ma may cause latch-up. thus, a series resistor of 50 to 100 w should be used when applying a low level to the mclr pin rather than pulling this pin directly to vss. ? notice: stresses above those listed under "maximum ratings" may cause permanent damage to the device. this is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this speci?ation is not implied. exposure to maximum rating conditions for extended periods may affect device reliability.
pic16c5x pic16cr54a ds30453b-page 90 preliminary 1998 microchip technology inc. table 13-1: cross reference of device specs for oscillator configurations and frequencies of operation (commercial devices) osc pic16cr54a-04 pic16cr54a-10 pic16cr54a-20 pic16lcr54a-04 rc v dd : 2.5 v to 6.25 v i dd : 3.6 ma max at 6.0 v i pd : 6.0 m a max at 2.5 v, wdt dis freq: 4 mhz max n/a n/a n/a xt v dd : 2.5 v to 6.25 v i dd : 3.6 ma max at 6.0 v i pd : 6.0 m a max at 2.5 v, wdt dis freq: 4.0 mhz max n/a n/a n/a hs n/a v dd : 4.5 v to 5.5 v i dd : 10 ma max at 5.5 v i pd : 6.0 m a max at 2.5 v, wdt dis freq: 10 mhz max v dd : 4.5 v to 5.5 v i dd : 10 ma max at 5.5 v i pd : 6.0 m a max at 2.5 v, wdt dis freq: 20 mhz max n/a lp n/a n/a n/a v dd : 2.0 v to 6.25 v i dd : 20 m a max at 32 khz, 2.0 v i pd : 6.0 m a max at 2.5 v, wdt dis freq: 200 khz max the shaded sections indicate oscillator selections which should work by design, but are not tested. it is recommended that the user select the device type from information in unshaded sections.
1998 microchip technology inc. preliminary ds30453b-page 91 pic16cr54a pic16c5x 13.1 dc characteristics: pic16cr54a-04, 10, 20 (commer cial ) pic16cr54a-04i, 10i, 20i (industrial) dc characteristics power supply pins standard operating conditions (unless otherwise speci?d) operating temperature 0 c t a +70 c (commercial) ?0 c t a +85 c (industrial) characteristic sym min typ (1) max units conditions supply voltage rc and xt options hs option v dd 2.5 4.5 6.25 5.5 v v ram data retention voltage (2) v dr 1.5* v device in sleep mode v dd start voltage to ensure power-on reset v por ? ss v see section 7.4 for details on power-on reset v dd rise rate to ensure power-on reset s vdd 0.05* v/ms see section 7.4 for details on power-on reset supply current (3) rc (4) and xt options hs option i dd 2.0 0.8 90 4.8 9.0 3.6 1.8 350 10 20 ma ma m a ma ma f osc = 4.0 mhz, v dd = 6.0v f osc = 4.0 mhz, v dd = 3.0v f osc = 200 khz, v dd = 2.5v f osc = 10 mhz, v dd = 5.5v f osc = 20 mhz, v dd = 5.5v power-down current (5) commercial i pd 1.0 2.0 3.0 5.0 6.0 8.0* 15 25 m a m a m a m a v dd = 2.5v, wdt disabled v dd = 4.0v, wdt disabled v dd = 6.0v, wdt disabled v dd = 6.0v, wdt enabled power-down current (5) industrial i pd 1.0 2.0 3.0 3.0 5.0 8.0 10* 20* 18 45 m a m a m a m a m a v dd = 2.5v, wdt disabled v dd = 4.0v, wdt disabled v dd = 4.0v, wdt enabled v dd = 6.0v, wdt disabled v dd = 6.0v, wdt enabled * these parameters are characterized but not tested. note 1: data in the typical (?yp? column is based on characterization results at 25 c. this data is for design guidance only and is not tested. 2: this is the limit to which v dd can be lowered in sleep mode without losing ram data. 3: the supply current is mainly a function of the operating voltage and frequency. other factors such as bus loading, oscillator type, bus rate, internal code execution pattern, and temperature also have an impact on the current consumption. a) the test conditions for all i dd measurements in active operation mode are: osc1 = external square wave, from rail-to-rail; all i/o pins tristated, pulled to v ss , t0cki = v dd , mclr = v dd ; wdt enabled/disabled as speci?d. b) for standby current measurements, the conditions are the same, except that the device is in sleep mode. 4: does not include current through rext. the current through the resistor can be estimated by the formula: i r = v dd /2rext (ma) with rext in k w . 5: the power down current in sleep mode does not depend on the oscillator type. power down current is measured with the part in sleep mode, with all i/o pins in hi-impedance state and tied to v dd and v ss .
pic16c5x pic16cr54a ds30453b-page 92 preliminary 1998 microchip technology inc. 13.2 dc characteristics: pic16cr54a-04e, 10e, 20e (extended ) dc characteristics power supply pins standard operating conditions (unless otherwise speci?d) operating temperature ?0 c t a +125 c (extended) characteristic sym min typ (1) max units conditions supply voltage rc, xt and lp options hs options v dd 3.25 4.5 6.0 5.5 v v ram data retention voltage (2) v dr 1.5* v device in sleep mode v dd start voltage to ensure power-on reset v por ? ss v see section 7.4 for details on power-on reset v dd rise rate to ensure power-on reset s vdd 0.05* v/ms see section 7.4 for details on power-on reset supply current (3) rc (4) and xt options hs option i dd 1.8 4.8 9.0 3.3 10 20 ma ma ma f osc = 4.0 mhz, v dd = 5.5v f osc = 10 mhz, v dd = 5.5v f osc = 16 mhz, v dd = 5.5v power-down current (5) i pd 5.0 0.8 22 18 m a m a v dd = 3.25v, wdt enabled v dd = 3.25v, wdt disabled * these parameters are characterized but not tested. note 1: data in the typical (?yp? column is based on characterization results at 25 c. this data is for design guidance only and is not tested. 2: this is the limit to which v dd can be lowered in sleep mode without losing ram data. 3: the supply current is mainly a function of the operating voltage and frequency. other factors such as bus loading, oscillator type, bus rate, internal code execution pattern, and temperature also have an impact on the current consumption. a) the test conditions for all i dd measurements in active operation mode are: osc1 = external square wave, from rail-to-rail; all i/o pins tristated, pulled to v ss , t0cki = v dd , mclr = v dd ; wdt enabled/disabled as speci?d. b) for standby current measurements, the conditions are the same, except that the device is in sleep mode. 4: does not include current through rext. the current through the resistor can be estimated by the formula: i r = v dd /2rext (ma) with rext in k w . 5: the power down current in sleep mode does not depend on the oscillator type. power down current is measured with the part in sleep mode, with all i/o pins in hi-impedance state and tied to v dd and v ss .
1998 microchip technology inc. preliminary ds30453b-page 93 pic16cr54a pic16c5x 13.3 dc characteristics: pic16lcr54a-04 (commer cial ) pic16 l cr54 a - 04 i ( industrial) dc characteristics power supply pins standard operating conditions (unless otherwise speci?d) operating temperature 0 c t a +70 c (commercial) ?0 c t a +85 c (industrial) characteristic sym min typ (1) max units conditions supply voltage v dd 2.0 6.25 v lp option ram data retention voltage (2) v dr 1.5* v device in sleep mode v dd start voltage to ensure power-on reset v por ? ss v see section 7.4 for details on power-on reset v dd rise rate to ensure power-on reset s vdd 0.05* v/ms see section 7.4 for details on power-on reset supply current (3) i dd 10 20 70 m a m a f osc = 32 khz, v dd = 2.0v f osc = 32 khz, v dd = 6.0v power-down current (5) commercial i pd 1.0 2.0 3.0 5.0 6.0 8.0* 15 25 m a m a m a m a v dd = 2.5v, wdt disabled v dd = 4.0v, wdt disabled v dd = 6.0v, wdt disabled v dd = 6.0v, wdt enabled power-down current (5) industrial i pd 1.0 2.0 3.0 3.0 5.0 8.0 10* 20* 18 45 m a m a m a m a m a v dd = 2.5v, wdt disabled v dd = 4.0v, wdt disabled v dd = 4.0v, wdt enabled v dd = 6.0v, wdt disabled v dd = 6.0v, wdt enabled * these parameters are characterized but not tested. note 1: data in the typical (?yp? column is based on characterization results at 25 c. this data is for design guidance only and is not tested. 2: this is the limit to which v dd can be lowered in sleep mode without losing ram data. 3: the supply current is mainly a function of the operating voltage and frequency. other factors such as bus loading, oscillator type, bus rate, internal code execution pattern, and temperature also have an impact on the current consumption. a) the test conditions for all i dd measurements in active operation mode are: osc1 = external square wave, from rail-to-rail; all i/o pins tristated, pulled to v ss , t0cki = v dd , mclr = v dd ; wdt enabled/disabled as speci?d. b) for standby current measurements, the conditions are the same, except that the device is in sleep mode. 4: does not include current through rext. the current through the resistor can be estimated by the formula: i r = v dd /2rext (ma) with rext in k w . 5: the power down current in sleep mode does not depend on the oscillator type. power down current is measured with the part in sleep mode, with all i/o pins in hi-impedance state and tied to v dd and v ss .
pic16c5x pic16cr54a ds30453b-page 94 preliminary 1998 microchip technology inc. 13.4 d c characteristics: pic16cr54 a - 04, 10, 20, pic16lcr54a-04 ( commer cial) pic16cr54 a - 04 i , 10 i , 20 i , pic16lcr54a - 04 i ( industrial) dc characteristics all pins except power supply pins standard operating conditions (unless otherwise speci?d) operating temperature 0 c t a +70 c (commercial) ?0 c t a +85 c (industrial) operating voltage v dd range is described in section 13.1 and section 13.3. characteristic sym min typ (1) max units conditions input low voltage i/o ports mclr (schmitt trigger) t0cki (schmitt trigger) osc1 (schmitt trigger) osc1 v il v ss v ss v ss v ss v ss 0.2 v dd 0.15 v dd 0.15 v dd 0.15 v dd 0.15 v dd v v v v v pin at hi-impedance rc option only (4) xt, hs and lp options input high voltage i/o ports mclr (schmitt trigger) t0cki (schmitt trigger) osc1 (schmitt trigger) osc1 v ih 2.0 0.6 v dd 0.85 v dd 0.85 v dd 0.85 v dd 0.85 v dd v dd v dd v dd v dd v dd v dd v v v v v v v dd = 3.0v to 5.5v (5) full v dd range (5) rc option only (4) xt, hs and lp options hysteresis of schmitt trigger inputs v hys 0.15v dd * v input leakage current (3) i/o ports mclr t0cki osc1 i il ?.0 ?.0 ?.0 ?.0 0.5 0.5 0.5 +1.0 +5.0 +3.0 +3.0 m a m a m a m a m a for v dd 5.5v v ss v pin v dd , pin at hi-impedance v pin = v ss + 0.25v (2) v pin = v dd (2) v ss v pin v dd v ss v pin v dd , xt, hs and lp options output low voltage i/o ports osc2/clkout v ol 0.5 0.5 v v i ol = 10 ma, v dd = 6.0v i ol = 1.9 ma, v dd = 6.0v, rc option only output high voltage (3) i/o ports osc2/clkout v oh v dd ?.5 v dd ?.5 v v i oh = ?.0 ma, v dd = 6.0v i oh = ?.8 ma, v dd = 6.0v, rc option only * these parameters are characterized but not tested. note 1: data in the typical (?yp? column is based on characterization results at 25 c. this data is for design guidance only and is not tested. 2: the leakage current on the mclr /v pp pin is strongly dependent on the applied voltage level. the speci?d levels represent normal operating conditions. higher leakage current may be measured at different input voltage. 3: negative current is de?ed as coming out of the pin. 4: for the rc option, the osc1/clkin pin is a schmitt trigger input. it is not recommended that the pic16c5x be driven with external clock in rc mode. 5: the user may use the better of the two speci?ations.
1998 microchip technology inc. preliminary ds30453b-page 95 pic16cr54a pic16c5x 13.5 dc characteristics: p ic16cr54 a - 04 e , 10 e , 20 e ( extended) dc characteristics all pins except power supply pins standard operating conditions (unless otherwise speci?d) operating temperature ?0 c t a +125 c operating voltage v dd range is described in section 13.2. characteristic sym min typ (1) max units conditions input low voltage i/o ports mclr (schmitt trigger) t0cki (schmitt trigger) osc1 (schmitt trigger) osc1 v il vss vss vss vss vss 0.15 v dd 0.15 v dd 0.15 v dd 0.15 v dd 0.3 v dd v v v v v pin at hi-impedance rc option only (4) xt, hs and lp options input high voltage i/o ports mclr (schmitt trigger) t0cki (schmitt trigger) osc1 (schmitt trigger) osc1 v ih 0.45 v dd 2.0 0.36 v dd 0.85 v dd 0.85 v dd 0.85 v dd 0.7 v dd v dd v dd v dd v dd v dd v dd v dd v v v v v v v for all v dd (5) 4.0v < v dd 5.5v (5) v dd > 5.5v rc option only (4) xt, hs and lp options hysteresis of schmitt trigger inputs v hys 0.15v dd * v input leakage current (3) i/o ports mclr t0cki osc1 i il ?.0 ?.0 ?.0 ?.0 0.5 0.5 0.5 0.5 +1.0 +5.0 +3.0 +3.0 m a m a m a m a m a for v dd 5.5v v ss v pin v dd , pin at hi-impedance v pin = v ss + 0.25v (2) v pin = v dd (2) v ss v pin v dd v ss v pin v dd , xt, hs and lp options output low voltage i/o ports osc2/clkout v ol 0.6 0.6 v v i ol = 8.7 ma, v dd = 4.5v i ol = 1.6 ma, v dd = 4.5v, rc option only output high voltage (3) i/o ports osc2/clkout v oh v dd ?.7 v dd ?.7 v v i oh = ?.4 ma, v dd = 4.5v i oh = ?.0 ma, v dd = 4.5v, rc option only * these parameters are characterized but not tested. note 1: data in the typical (?yp? column is based on characterization results at 25 c. this data is for design guidance only and is not tested. 2: the leakage current on the mclr /v pp pin is strongly dependent on the applied voltage level. the speci?d levels represent normal operating conditions. higher leakage current may be measured at different input voltage. 3: negative current is de?ed as coming out of the pin. 4: for the rc option, the osc1/clkin pin is a schmitt trigger input. it is not recommended that the pic16c5x be driven with external clock in rc mode. 5: the user may use the better of the two speci?ations.
pic16c5x pic16cr54a ds30453b-page 96 preliminary 1998 microchip technology inc. 13.6 timing p arameter symbology and load conditions the timing parameter symbols have been created following one of the following formats: 1. tpps2pps 2. tpps t f frequency t time lowercase subscripts (pp) and their meanings: pp 2 to mc mclr ck clkout osc oscillator cy cycle time os osc1 drt device reset timer t0 t0cki io i/o port wdt watchdog timer uppercase letters and their meanings: s f fall p period h high r rise i invalid (hi-impedance) v valid l low z hi-impedance figure 13-1: load conditions c l v ss pin c l = 50 pf for all pins except osc2 15 pf for osc2 in xt, hs or lp options when external clock is used to drive osc1
1998 microchip technology inc. preliminary ds30453b-page 97 pic16cr54a pic16c5x 13.7 timing dia grams and speci cations figure 13-2: external clock timing - pic16cr54a table 13-2: external clock timing requirements - pic16cr54a ac characteristics standard operating conditions (unless otherwise speci?d) operating temperature 0 c t a +70 c (commercial) ?0 c t a +85 c (industrial) ?0 c t a +125 c (extended) operating voltage v dd range is described in section 13.1, section 13.2 and section 13.3. parameter no. sym characteristic min typ (1) max units conditions f osc external clkin frequency (2) dc 4.0 mhz xt osc mode dc 4.0 mhz hs osc mode (04) dc 10 mhz hs osc mode (10) dc 20 mhz hs osc mode (20) dc 200 khz lp osc mode oscillator frequency (2) dc 4.0 mhz rc osc mode 0.1 4.0 mhz xt osc mode 4.0 4.0 mhz hs osc mode (04) 4.0 10 mhz hs osc mode (10) 4.0 20 mhz hs osc mode (20) 5.0 200 khz lp osc mode * these parameters are characterized but not tested. note 1: data in the typical (?yp? column is at 5.0v, 25 c unless otherwise stated. these parameters are for design guidance only and are not tested. 2: all speci?d values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. exceeding these speci?d limits may result in an unstable oscillator operation and/or higher than expected current consumption. when an external clock input is used, the ?ax cycle time limit is ?c (no clock) for all devices. 3: instruction cycle period (t cy ) equals four times the input oscillator time base period. osc1 clkout q4 q1 q2 q3 q4 q1 133 44 2
pic16c5x pic16cr54a ds30453b-page 98 preliminary 1998 microchip technology inc. 1t osc external clkin period (2) 250 ns xt osc mode 250 ns hs osc mode (04) 100 ns hs osc mode (10) 50 ns hs osc mode (20) 5.0 m s lp osc mode oscillator period (2) 250 ns rc osc mode 250 10,000 ns xt osc mode 250 250 ns hs osc mode (04) 100 250 ns hs osc mode (10) 50 250 ns hs osc mode (20) 5.0 200 m s lp osc mode 2t cy instruction cycle time (3) 4/f osc 3 tosl, tosh clock in (osc1) low or high time 50* ns xt oscillator 20* ns hs oscillator 2.0* m s lp oscillator 4 tosr, tosf clock in (osc1) rise or fall time 25* ns xt oscillator 25* ns hs oscillator 50* ns lp oscillator table 13-2: external clock timing requirements - pic16cr54a (con?) ac characteristics standard operating conditions (unless otherwise speci?d) operating temperature 0 c t a +70 c (commercial) ?0 c t a +85 c (industrial) ?0 c t a +125 c (extended) operating voltage v dd range is described in section 13.1, section 13.2 and section 13.3. parameter no. sym characteristic min typ (1) max units conditions * these parameters are characterized but not tested. note 1: data in the typical (?yp? column is at 5.0v, 25 c unless otherwise stated. these parameters are for design guidance only and are not tested. 2: all speci?d values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. exceeding these speci?d limits may result in an unstable oscillator operation and/or higher than expected current consumption. when an external clock input is used, the ?ax cycle time limit is ?c (no clock) for all devices. 3: instruction cycle period (t cy ) equals four times the input oscillator time base period.
1998 microchip technology inc. preliminary ds30453b-page 99 pic16cr54a pic16c5x figure 13-3: clkout and i/o timing - pic16cr54a table 13-3: clkout and i/o timing requirements - pic16cr54a ac characteristics standard operating conditions (unless otherwise speci?d) operating temperature 0 c t a +70 c (commercial) ?0 c t a +85 c (industrial) ?0 c t a +125 c (extended) operating voltage v dd range is described in section 13.1, section 13.2 and section 13.3. parameter no. sym characteristic min typ (1) max units 10 tosh2ckl osc1 - to clkout (2) 15 30** ns 11 tosh2ckh osc1 - to clkout - (2) 15 30** ns 12 tckr clkout rise time (2) 5.0 15** ns 13 tckf clkout fall time (2) 5.0 15** ns 14 tckl2iov clkout to port out valid (2) 40** ns 15 tiov2ckh port in valid before clkout - (2) 0.25 t cy + 30* ns 16 tckh2ioi port in hold after clkout - (2) 0* ns 17 tosh2iov osc1 - (q1 cycle) to port out valid (3) 100* ns 18 tosh2ioi osc1 - (q2 cycle) to port input invalid (i/o in hold time) tbd ns 19 tiov2osh port input valid to osc1 - (i/o in setup time) tbd ns 20 tior port output rise time (3) 10 25** ns 21 tiof port output fall time (3) 10 25** ns * these parameters are characterized but not tested. ** these parameters are design targets and are not tested. no characterization data available at this time. note 1: data in the typical (?yp? column is at 5.0v, 25 c unless otherwise stated. these parameters are for design guidance only and are not tested. 2: measurements are taken in rc mode where clkout output is 4 x t osc . 3: see figure 13-1 for loading conditions. osc1 clkout i/o pin (input) i/o pin (output) q4 q1 q2 q3 10 14 17 20, 21 18 15 11 16 old value new value note: all tests must be done with speci?d capacitive loads (see data sheet) 50 pf on i/o pins and clkout. 19 12 13
pic16c5x pic16cr54a ds30453b-page 100 preliminary 1998 microchip technology inc. figure 13-4: reset, watchdog timer, and device reset timer timing - pic16cr54a table 13-4: reset, watchdog timer, and device reset timer - pic16cr54a ac characteristics standard operating conditions (unless otherwise speci?d) operating temperature 0 c t a +70 c (commercial) ?0 c t a +85 c (industrial) ?0 c t a +125 c (extended) operating voltage v dd range is described in section 13.1, section 13.2 and section 13.3. parameter no. sym characteristic min typ (1) max units conditions 30 tmcl mclr pulse width (low) 1.0* m sv dd = 5.0v 31 twdt watchdog timer time-out period (no prescaler) 7.0* 18* 40* ms v dd = 5.0v (commercial) 32 t drt device reset timer period 7.0* 18* 30* ms v dd = 5.0v (commercial) 34 tio z i/o hi-impedance from mclr low 1.0* m s * these parameters are characterized but not tested. note 1: data in the typical (?yp? column is at 5.0v, 25 c unless otherwise stated. these parameters are for design guidance only and are not tested. v dd mclr internal por drt time-out internal reset watchdog timer reset 32 31 34 i/o pin 32 32 34 (note 1) note 1: i/o pins must be taken out of hi-impedance mode by enabling the output drivers in software. 30
1998 microchip technology inc. preliminary ds30453b-page 101 pic16cr54a pic16c5x figure 13-5: timer0 clock timings - pic16cr54a table 13-5: timer0 clock requirements - pic16cr54a ac characteristics standard operating conditions (unless otherwise speci?d) operating temperature 0 c t a +70 c (commercial) ?0 c t a +85 c (industrial) ?0 c t a +125 c (extended) operating voltage v dd range is described in section 13.1, section 13.2 and section 13.3. parameter no. sym characteristic min typ (1) max units conditions 40 tt0h t0cki high pulse width - no prescaler 0.5 t cy + 20* ns - with prescaler 10* ns 41 tt0l t0cki low pulse width - no prescaler 0.5 t cy + 20* ns - with prescaler 10* ns 42 tt0p t0cki period 20 or t cy + 40 * n ns whichever is greater. n = prescale value (1, 2, 4,..., 256) * these parameters are characterized but not tested. note 1: data in the typical (?yp? column is at 5.0v, 25 c unless otherwise stated. these parameters are for design guidance only and are not tested. t0cki 40 41 42
pic16c5x pic16cr54a ds30453b-page 102 preliminary 1998 microchip technology inc. notes:
1998 microchip technology inc. preliminary ds30453b-page 103 pic16c54a pic16c5x 14.0 electrical characteristics - pic16c54a absolute maximum ratings ? ambient temperature under bias................................................................................................. ........... ?5 c to +125 c storage temperature ............................................................................................................ ................. ?5 c to +150 c voltage on v dd with respect to v ss ..................................................................................................................0 to +7.5v voltage on mclr with respect to v ss ................................................................................................................0 to +14v voltage on all other pins with respect to v ss ................................................................................. ?.6v to (v dd + 0.6v) total power dissipation (1) ............................................................................................................................... ......800 mw max. current out of v ss pin........................................................................................................................... .........150 ma max. current into v dd pin ........................................................................................................................... ...........100 ma max. current into an input pin (t0cki only) ...................................................................................................................... 500 m a input clamp current, i ik (v i < 0 or v i > v dd ) .................................................................................................................... 20 ma output clamp current, i ok (v o < 0 or v o > v dd ) .............................................................................................................. 20 ma max. output current sunk by any i/o pin........................................................................................ ..........................25 ma max. output current sourced by any i/o pin ..................................................................................... .......................20 ma max. output current sourced by a single i/o port (porta or b) .................................................................. ...........50 ma max. output current sunk by a single i/o port (porta or b)..................................................................... ..............50 ma note 1: power dissipation is calculated as follows: pdis = v dd x {i dd - ? i oh } + ? {(v dd -v oh ) x i oh } + ? (v ol x i ol ) ? notice: stresses above those listed under "maximum ratings" may cause permanent damage to the device. this is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this speci?ation is not implied. exposure to maximum rating conditions for extended periods may affect device reliability.
pic16c5x pic16c54a ds30453b-page 104 preliminary 1998 microchip technology inc. table 14-1: cross reference of device specs for oscillator configurations and frequencies of operation (commercial devices) osc pic16c54a-04 pic16c54a-10 pic16c54a-20 pic16lc54a-04 rc v dd : 3.0v to 6.25v i dd : 2.4 ma max. at 5.5v i pd : 4.0 m a max. at 3.0v wdt dis freq: 4 mhz max. v dd : 3.0v to 6.25v i dd : 1.7 ma typ. at 5.5v i pd : 0.25 m a typ. at 3.0v wdt dis freq: 4.0 mhz max. v dd : 3.0v to 6.25v i dd : 1.7 ma typ. at 5.5v i pd : 0.25 m a typ. at 3.0v wdt dis freq: 4.0 mhz max. v dd : 3.0v to 6.25v i dd : 0.5 ma typ. at 5.5v i pd : 0.25 m a typ. at 3.0v wdt dis freq: 4.0 mhz max. xt v dd : 3.0v to 6.25v i dd 2.4 ma max. at 5.5v i pd : 4.0 m a max. at 3.0v wdt dis freq: 4 mhz max. v dd : 3.0v to 6.25v i dd : 1.7 ma typ. at 5.5v i pd : 0.25 m a typ. at 3.0v wdt dis freq: 4.0 mhz max. v dd : 3.0v to 6.25v i dd : 1.7 ma typ. at 5.5v i pd : 0.25 m a typ. at 3.0v wdt dis freq: 4.0 mhz max. v dd : 3.0v to 6.25v i dd : 0.5 ma typ. at 5.5v i pd : 0.25 m a typ. at 3.0v wdt dis freq: 4.0 mhz max. hs n/a v dd : 4.5v to 5.5v i dd : 8.0 ma max. at 5.5v i pd : 4.0 m a max. at 3.0v wdt dis freq: 10 mhz max. v dd : 4.5v to 5.5v i dd : 16 ma max. at 5.5v i pd : 4.0 m a max. at 3.0v wdt dis freq: 20 mhz max. do not use in hs mode lp v dd : 3.0v to 6.25v i dd : 14 m a typ. at 32khz, 3.0v i pd : 0.25 m a typ. at 3.0v wdt dis freq: 200 khz max. do not use in lp mode do not use in lp mode v dd : 2.5v to 6.25v i dd : 27 m a max. at 32khz, 2.5v wdt dis i pd : 4.0 m a max. at 2.5v wdt dis freq: 200 khz max. the shaded sections indicate oscillator selections which should work by design, but are not tested. it is recommended that the user select the device type from information in unshaded sections. osc pic16c54a/jw pic16lv54a-02 rc v dd : 3.0v to 6.25v i dd : 2.4 ma max. at 5.5v i pd : 4.0 m a max. at 3.0v wdt dis freq: 4.0 mhz max. v dd : 2.0v to 3.8v i dd : 0.5 ma typ. at 3.0v i pd : 0.25 m a typ. at 3.0v wdt dis freq: 2.0 mhz max. xt v dd : 3.0v to 6.25v i dd 2.4 ma max. at 5.5v i pd : 4.0 m a max. at 3.0v wdt dis freq: 4.0 mhz max. v dd : 2.0v to 3.8v i dd : 0.5 ma typ. at 3.0v i pd : 0.25 m a typ. at 3.0v wdt dis freq: 2.0 mhz max. hs v dd : 4.5v to 5.5v i dd : 8 ma max. at 5.5v i pd : 4.0 m a max. at 3.0v wdt dis freq: 10 mhz max. do not use in hs mode lp v dd : 2.5v to 6.25v i dd : 27 m a max. at 32khz, 2.5v wdt dis i pd : 4.0 m a max. at 2.5v wdt dis freq: 200 khz max. v dd : 2.0v to 3.8v i dd : 27 m a max. at 32khz, 2.5v wdt dis i pd : 4.0 m a max. at 2.5v wdt dis freq: 200 khz max. the shaded sections indicate oscillator selections which should work by design, but are not tested. it is recommended that the user select the device type from information in unshaded sections.
1998 microchip technology inc. preliminary ds30453b-page 105 pic16c54a pic16c5x 14.1 dc characteristics: pic16c54a-04, 10, 20 (commer cial) pic16c54a-04i, 10i, 20i (industrial) dc characteristics power supply pins standard operating conditions (unless otherwise speci?d) operating temperature 0 c t a +70 c (commercial) ?0 c t a +85 c (industrial) characteristic sym min typ (1) max units conditions supply voltage xt, rc and lp options hs option v dd 3.0 4.5 6.25 5.5 v v ram data retention voltage (2) v dr 1.5* v device in sleep mode v dd start voltage to ensure power-on reset v por ? ss v see section 7.4 for details on power-on reset v dd rise rate to ensure power-on reset s vdd 0.05* v/ms see section 7.4 for details on power-on reset supply current (3) xt and rc (4) options hs option lp option, commercial lp option, industrial i dd 1.8 2.4 4.5 14 17 2.4 8.0 16 29 37 ma ma ma m a m a f osc = 4.0 mhz, v dd = 5.5v f osc = 10 mhz, v dd = 5.5v f osc = 20 mhz, v dd = 5.5v f osc = 32 khz, v dd = 3.0v, wdt disabled f osc = 32 khz, v dd = 3.0v, wdt disabled power down current (5) commercial industrial i pd 4.0 0.25 5.0 0.3 12 4.0 14 5.0 m a m a m a m a v dd = 3.0v, wdt enabled v dd = 3.0v, wdt disabled v dd = 3.0v, wdt enabled v dd = 3.0v, wdt disabled * these parameters are characterized but not tested. note 1: data in the typical (?yp? column is based on characterization results at 25 c. this data is for design guidance only and is not tested. 2: this is the limit to which v dd can be lowered in sleep mode without losing ram data. 3: the supply current is mainly a function of the operating voltage and frequency. other factors such as bus loading, oscillator type, bus rate, internal code execution pattern, and temperature also have an impact on the current consumption. a) the test conditions for all i dd measurements in active operation mode are: osc1 = external square wave, from rail-to-rail; all i/o pins tristated, pulled to v ss , t0cki = v dd , mclr = v dd ; wdt enabled/disabled as speci?d. b) for standby current measurements, the conditions are the same, except that the device is in sleep mode. 4: does not include current through rext. the current through the resistor can be estimated by the formula: i r = v dd /2rext (ma) with rext in k w . 5: the power down current in sleep mode does not depend on the oscillator type. power down current is measured with the part in sleep mode, with all i/o pins in hi-impedance state and tied to v dd and v ss .
pic16c5x pic16c54a ds30453b-page 106 preliminary 1998 microchip technology inc. 14.2 d c characteristics: p ic16c54a-04 e, 10e, 20e (extended ) dc characteristics power supply pins standard operating conditions (unless otherwise speci?d) operating temperature ?0 c t a +125 c (extended) characteristic sym min typ (1) max units conditions supply voltage xt and rc options hs option v dd 3.5 4.5 5.5 5.5 v v ram data retention voltage (2) v dr 1.5* v device in sleep mode v dd start voltage to ensure power-on reset v por ? ss v see section 7.4 for details on power-on reset v dd rise rate to ensure power-on reset s vdd 0.05* v/ms see section 7.4 for details on power-on reset supply current (3) xt and rc (4) options hs option i dd 1.8 4.8 9.0 3.3 10 20 ma ma ma f osc = 4.0 mhz, v dd = 5.5v f osc = 10 mhz, v dd = 5.5v f osc = 20 mhz, v dd = 5.5v power down current (5) xt and rc options hs option i pd 5.0 0.8 4.0 0.25 22 18 22 18 m a m a m a m a v dd = 3.5v, wdt enabled v dd = 3.5v, wdt disabled v dd = 3.5v, wdt enabled v dd = 3.5v, wdt disabled * these parameters are characterized but not tested. note 1: data in the typical (?yp? column is based on characterization results at 25 c. this data is for design guidance only and is not tested. 2: this is the limit to which v dd can be lowered in sleep mode without losing ram data. 3: the supply current is mainly a function of the operating voltage and frequency. other factors such as bus loading, oscillator type, bus rate, internal code execution pattern, and temperature also have an impact on the current consumption. a) the test conditions for all i dd measurements in active operation mode are: osc1 = external square wave, from rail-to-rail; all i/o pins tristated, pulled to v ss , t0cki = v dd , mclr = v dd ; wdt enabled/disabled as speci?d. b) for standby current measurements, the conditions are the same, except that the device is in sleep mode. 4: does not include current through rext. the current through the resistor can be estimated by the formula: i r = v dd /2rext (ma) with rext in k w . 5: the power down current in sleep mode does not depend on the oscillator type. power down current is measured with the part in sleep mode, with all i/o pins in hi-impedance state and tied to v dd and v ss .
1998 microchip technology inc. preliminary ds30453b-page 107 pic16c54a pic16c5x 14.3 d c characteristics: p ic16lc54a-04 (commer cial ) pic16lc54a - 04 i (industrial) pic16lc54a-04e (extended) dc characteristics power supply pins standard operating conditions (unless otherwise speci?d) operating temperature 0 c t a +70 c (commercial) ?0 c t a +85 c (industrial) ?0 c t a +125 c (extended) characteristic sym min typ (1) max units conditions supply voltage xt, rc and lp options v dd 2.5 6.25 v ram data retention voltage (2) v dr 1.5* v device in sleep mode v dd start voltage to ensure power-on reset v por ? ss v see section 7.4 for details on power-on reset v dd rise rate to ensure power-on reset s vdd 0.05* v/ms see section 7.4 for details on power-on reset supply current (3) xt and rc (4) options lp option, commercial lp option, industrial lp option, extended i dd 0.5 11 11 11 25 27 35 37 ma m a m a m a f osc = 4.0 mhz, v dd = 5.5v f osc = 32 khz, v dd = 2.5v wdt disabled f osc = 32 khz, v dd = 2.5v wdt disabled f osc = 32 khz, v dd = 2.5v wdt disabled power down current (5) commercial industrial extended i pd 2.5 0.25 2.5 0.25 2.5 0.25 12 4.0 14 5.0 15 7.0 m a m a m a m a m a m a v dd = 2.5v, wdt enabled v dd = 2.5v, wdt disabled v dd = 2.5v, wdt enabled v dd = 2.5v, wdt disabled v dd = 2.5v, wdt enabled v dd = 2.5v, wdt disabled * these parameters are characterized but not tested. note 1: data in the typical (?yp? column is based on characterization results at 25 c. this data is for design guid- ance only and is not tested. 2: this is the limit to which v dd can be lowered in sleep mode without losing ram data. 3: the supply current is mainly a function of the operating voltage and frequency. other factors such as bus loading, oscillator type, bus rate, internal code execution pattern, and temperature also have an impact on the current consumption. a) the test conditions for all i dd measurements in active operation mode are: osc1 = external square wave, from rail-to-rail; all i/o pins tristated, pulled to v ss , t0cki = v dd , mclr = v dd ; wdt enabled/disabled as speci?d. b) for standby current measurements, the conditions are the same, except that the device is in sleep mode. 4: does not include current through rext. the current through the resistor can be estimated by the formula: i r = v dd /2rext (ma) with rext in k w . 5: the power down current in sleep mode does not depend on the oscillator type. power down current is measured with the part in sleep mode, with all i/o pins in hi-impedance state and tied to v dd and v ss .
pic16c5x pic16c54a ds30453b-page 108 preliminary 1998 microchip technology inc. 14.4 dc characteristics: pic16 l v 5 4a -0 2 (commer cial ) pic16 l v 5 4 a-0 2 (industrial) dc characteristics power supply pins standard operating conditions (unless otherwise speci?d) operating temperature 0 c t a +70 c (commercial) ?0 c t a +85 c (industrial) characteristic sym min typ (1) max units conditions supply voltage xt, rc and lp options v dd 2.0 3.8 v ram data retention voltage (2) v dr 1.5* v device in sleep mode v dd start voltage to ensure power-on reset v por ? ss v see section 7.4 for details on power-on reset v dd rise rate to ensure power-on reset s vdd 0.05* v/ms see section 7.4 for details on power-on reset supply current (3) xt and rc (4) options lp option, commercial lp option, industrial i dd 0.5 11 14 27 35 ma m a m a f osc = 2.0 mhz, v dd = 3.0v f osc = 32 khz, v dd = 2.5v, wdt disabled f osc = 32 khz, v dd = 2.5v, wdt disabled power down current (5)(6) commercial industrial i pd 2.5 0.25 3.5 0.3 12 4.0 14 5.0 m a m a m a m a v dd = 2.5v, wdt enabled v dd = 2.5v, wdt disabled v dd = 2.5v, wdt enabled v dd = 2.5v, wdt disabled * these parameters are characterized but not tested. note 1: data in the typical (?yp? column is based on characterization results at 25 c. this data is for design guidance only and is not tested. 2: this is the limit to which v dd can be lowered in sleep mode without losing ram data. 3: the supply current is mainly a function of the operating voltage and frequency. other factors such as bus loading, oscillator type, bus rate, internal code execution pattern, and temperature also have an impact on the current consumption. a) the test conditions for all i dd measurements in active operation mode are: osc1 = external square wave, from rail-to-rail; all i/o pins tristated, pulled to v ss , t0cki = v dd , mclr = v dd ; wdt enabled/disabled as speci?d. b) for standby current measurements, the conditions are the same, except that the device is in sleep mode. 4: does not include current through rext. the current through the resistor can be estimated by the formula: i r = v dd /2rext (ma) with rext in k w . 5: the power down current in sleep mode does not depend on the oscillator type. power down current is measured with the part in sleep mode, with all i/o pins in hi-impedance state and tied to v dd and v ss . 6: the oscillator start-up time can be as much as 8 seconds for xt and lp oscillator selection, if the sleep mode is entered or during initial power-up.
1998 microchip technology inc. preliminary ds30453b-page 109 pic16c54a pic16c5x 14.5 dc characteristics: pic16c54a-04, 10, 20, pic16lc54a-04, pic16l v54a-02 (commer cial) pic16c54a-04i, 10i, 20i, pic16lc54a-04i, pic16l v54a-02i (industrial) pic16c54a-04e, 10e, 20e (extended) dc characteristics all pins except power supply pins standard operating conditions (unless otherwise speci?d) operating temperature 0 c t a +70 c (commercial) ?0 c t a +85 c (industrial) ?0 c t a +85 c (industrial - pic16lv54a-02i) ?0 c t a +125 c (extended) operating voltage v dd range is described in section 14.1, section 14.2 and section 14.3. characteristic sym min typ (1) max units conditions input low voltage i/o ports mclr (schmitt trigger) t0cki (schmitt trigger) osc1 (schmitt trigger) osc1 v il v ss v ss v ss v ss v ss v ss 0.2 v dd 0.8v dd 0.15 v dd 0.15 v dd 0.15 v dd 0.3 v dd v v v v v pin at hi-impedance 4.0v < v dd 5.5v (5) rc option only (4) xt, hs and lp options input high voltage i/o ports mclr (schmitt trigger) t0cki (schmitt trigger) osc1 (schmitt trigger) osc1 v ih 0.2 v dd +1v 2.0 0.85 v dd 0.85 v dd 0.85 v dd 0.7 v dd v dd v dd v dd v dd v dd v dd v v v v v v for all v dd (5) 4.0v < v dd 5.5v (5) rc option only (4) xt, hs and lp options hysteresis of schmitt trigger inputs v hys 0.15v dd * v input leakage current (3) i/o ports mclr t0cki osc1 i il -1.0 -5.0 -3.0 -3.0 0.5 0.5 0.5 0.5 +1.0 +5.0 +3.0 +3.0 m a m a m a m a m a for v dd 5.5v v ss v pin v dd, pin at hi-impedance v pin = v ss +0.25v (2) v pin = v dd (2) v ss v pin v dd v ss v pin v dd, xt, hs and lp options output low voltage i/o ports osc2/clkout v ol 0.6 0.6 v v i o l = 8.7 ma, v dd = 4.5v i o l = 1.6 ma, v dd = 4.5v, rc option only output high voltage i/o ports (3) osc2/clkout v oh v dd -0.7 v dd -0.7 v v i o h = -5.4 ma, v dd = 4.5v i o h = -1.0 ma, v dd = 4.5v, rc option only * these parameters are characterized but not tested. note 1: data in the typical (?yp? column is based on characterization results at 25 c. this data is for design guidance only and is not tested. 2: the leakage current on the mclr /v pp pin is strongly dependent on the applied voltage level. the speci?d levels represent normal operating conditions. higher leakage current may be measured at different input voltage. 3: negative current is de?ed as coming out of the pin. 4: for the rc option, the osc1/clkin pin is a schmitt trigger input. it is not recommended that the pic16c5x be driven with external clock in rc mode. 5: the user may use the better of the two speci?ations.
pic16c5x pic16c54a ds30453b-page 110 preliminary 1998 microchip technology inc. 14.6 timing p arameter symbology and load conditions the timing parameter symbols have been created following one of the following formats: 1. tpps2pps 2. tpps t f frequency t time lowercase subscripts (pp) and their meanings: pp 2 to mc mclr ck clkout osc oscillator cy cycle time os osc1 drt device reset timer t0 t0cki io i/o port wdt watchdog timer uppercase letters and their meanings: s f fall p period h high r rise i invalid (hi-impedance) v valid l low z hi-impedance figure 14-1: load conditions - pic16c54a c l v ss pin c l = 50 pf for all pins except osc2 15 pf for osc2 in xt, hs or lp options when external clock is used to drive osc1
1998 microchip technology inc. preliminary ds30453b-page 111 pic16c54a pic16c5x 14.7 timing dia grams and speci cations figure 14-2: external clock timing - pic16c54a table 14-2: external clock timing requirements - pic16c54a ac characteristics standard operating conditions (unless otherwise speci?d) operating temperature 0 c t a +70 c (commercial) ?0 c t a +85 c (industrial) ?0 c t a +85 c (industrial - pic16lv54a-02i) ?0 c t a +125 c (extended) operating voltage v dd range is described in section 14.1, section 14.2 and section 14.3. parameter no. sym characteristic min typ (1) max units conditions f osc external clkin frequency (2) dc 4.0 mhz xt osc mode dc 2.0 mhz xt osc mode (pic16lv54a) dc 4.0 mhz hs osc mode (04) dc 10 mhz hs osc mode (10) dc 20 mhz hs osc mode (20) dc 200 khz lp osc mode oscillator frequency (2) dc 4.0 mhz rc osc mode dc 2.0 mhz rc osc mode (pic16lv54a) 0.1 4.0 mhz xt osc mode 0.1 2.0 mhz xt osc mode (pic16lv54a) 4 4.0 mhz hs osc mode (04) 4 10 mhz hs osc mode (10) 4 20 mhz hs osc mode (20) 5 200 khz lp osc mode * these parameters are characterized but not tested. note 1: data in the typical (?yp? column is at 5v, 25 c unless otherwise stated. these parameters are for design guidance only and are not tested. 2: all speci?d values are based on characterization data for that particular oscillator type under standard operating condi- tions with the device executing code. exceeding these speci?d limits may result in an unstable oscillator operation and/or higher than expected current consumption. when an external clock input is used, the ?ax cycle time limit is ?c (no clock) for all devices. 3: instruction cycle period (t cy ) equals four times the input oscillator time base period. osc1 clkout q4 q1 q2 q3 q4 q1 133 44 2
pic16c5x pic16c54a ds30453b-page 112 preliminary 1998 microchip technology inc. 1t osc external clkin period (2) 250 ns xt osc mode 500 ns xt osc mode (pic16lv54a) 250 ns hs osc mode (04) 100 ns hs osc mode (10) 50 ns hs osc mode (20) 5.0 m s lp osc mode oscillator period (2) 250 ns rc osc mode 500 ns rc osc mode (pic16lv54a) 250 10,000 ns xt osc mode 500 ns xt osc mode (pic16lv54a) 250 250 ns hs osc mode (04) 100 250 ns hs osc mode (10) 50 250 ns hs osc mode (20) 5.0 200 m s lp osc mode 2t cy instruction cycle time (3) 4/f osc 3 tosl, tosh clock in (osc1) low or high time 85* ns xt oscillator 20* ns hs oscillator 2.0* m s lp oscillator 4 tosr, tosf clock in (osc1) rise or fall time 25* ns xt oscillator 25* ns hs oscillator 50* ns lp oscillator table 14-2: external clock timing requirements - pic16c54a (con?) ac characteristics standard operating conditions (unless otherwise speci?d) operating temperature 0 c t a +70 c (commercial) ?0 c t a +85 c (industrial) ?0 c t a +85 c (industrial - pic16lv54a-02i) ?0 c t a +125 c (extended) operating voltage v dd range is described in section 14.1, section 14.2 and section 14.3. parameter no. sym characteristic min typ (1) max units conditions * these parameters are characterized but not tested. note 1: data in the typical (?yp? column is at 5v, 25 c unless otherwise stated. these parameters are for design guidance only and are not tested. 2: all speci?d values are based on characterization data for that particular oscillator type under standard operating condi- tions with the device executing code. exceeding these speci?d limits may result in an unstable oscillator operation and/or higher than expected current consumption. when an external clock input is used, the ?ax cycle time limit is ?c (no clock) for all devices. 3: instruction cycle period (t cy ) equals four times the input oscillator time base period.
1998 microchip technology inc. preliminary ds30453b-page 113 pic16c54a pic16c5x figure 14-3: clkout and i/o timing - pic16c54a table 14-3: clkout and i/o timing requirements - pic16c54a ac characteristics standard operating conditions (unless otherwise speci?d) operating temperature 0 c t a +70 c (commercial) ?0 c t a +85 c (industrial) ?0 c t a +85 c (industrial - pic16lv54a-02i) ?0 c t a +125 c (extended) operating voltage v dd range is described in section 14.1, section 14.2 and section 14.3. parameter no. sym characteristic min typ (1) max units 10 tosh2ckl osc1 - to clkout (2) 15 30** ns 11 tosh2ckh osc1 - to clkout - (2) 15 30** ns 12 tckr clkout rise time (2) 5.0 15** ns 13 tckf clkout fall time (2) 5.0 15** ns 14 tckl2iov clkout to port out valid (2) 40** ns 15 tiov2ckh port in valid before clkout - (2) 0.25 t cy + 30* ns 16 tckh2ioi port in hold after clkout - (2) 0* ns 17 tosh2iov osc1 - (q1 cycle) to port out valid (3) 100* ns 18 tosh2ioi osc1 - (q2 cycle) to port input invalid (i/o in hold time) tbd ns 19 tiov2osh port input valid to osc1 - (i/o in setup time) tbd ns 20 tior port output rise time (3) 10 25** ns 21 tiof port output fall time (3) 10 25** ns * these parameters are characterized but not tested. ** these parameters are design targets and are not tested. no characterization data available at this time. note 1: data in the typical (?yp? column is at 5v, 25 c unless otherwise stated. these parameters are for design guidance only and are not tested. 2: measurements are taken in rc mode where clkout output is 4 x t osc . 3: see figure 14-1 for loading conditions. osc1 clkout i/o pin (input) i/o pin (output) q4 q1 q2 q3 10 13 14 17 20, 21 18 15 11 12 16 old value new value note: all tests must be done with speci?d capacitive loads (see data sheet) 50 pf on i/o pins and clkout. 19
pic16c5x pic16c54a ds30453b-page 114 preliminary 1998 microchip technology inc. figure 14-4: reset, watchdog timer, and device reset timer timing - pic16c54a table 14-4: reset, watchdog timer, and device reset timer - pic16c54a ac characteristics standard operating conditions (unless otherwise speci?d) operating temperature 0 c t a +70 c (commercial) ?0 c t a +85 c (industrial) ?0 c t a +85 c (industrial - pic16lv54a-02i) ?0 c t a +125 c (extended) operating voltage v dd range is described in section 14.1, section 14.2 and section 14.3. parameter no. sym characteristic min typ (1) max units conditions 30 tmcl mclr pulse width (low) 100* 1 m s ns v dd = 5.0v v dd = 5.0v (pic16lv54a only) 31 twdt watchdog timer time-out period (no prescaler) 9.0* 18* 30* ms v dd = 5.0v (commercial) 32 t drt device reset timer period 9.0* 18* 30* ms v dd = 5.0v (commercial) 34 tio z i/o hi-impedance from mclr low 100* 1 m s ns (pic16lv54a only) * these parameters are characterized but not tested. note 1: data in the typical (?yp? column is at 5v, 25 c unless otherwise stated. these parameters are for design guidance only and are not tested. v dd mclr internal por drt time-out internal reset watchdog timer reset 32 31 34 i/o pin 32 32 34 (note 1) note 1: i/o pins must be taken out of hi-impedance mode by enabling the output drivers in software. 30
1998 microchip technology inc. preliminary ds30453b-page 115 pic16c54a pic16c5x figure 14-5: timer0 clock timings - pic16c54a table 14-5: timer0 clock requirements - pic16c54a ac characteristics standard operating conditions (unless otherwise speci?d) operating temperature 0 c t a +70 c (commercial) ?0 c t a +85 c (industrial) ?0 c t a +85 c (industrial - pic16lv54a-02i) ?0 c t a +125 c (extended) operating voltage v dd range is described in section 14.1, section 14.2 and section 14.3. parameter no. sym characteristic min typ (1) max units conditions 40 tt0h t0cki high pulse width - no prescaler 0.5 t cy + 20* ns - with prescaler 10* ns 41 tt0l t0cki low pulse width - no prescaler 0.5 t cy + 20* ns - with prescaler 10* ns 42 tt0p t0cki period 20 or t cy + 40 * n ns whichever is greater. n = prescale value (1, 2, 4,..., 256) * these parameters are characterized but not tested. note 1: data in the typical (?yp? column is at 5v, 25 c unless otherwise stated. these parameters are for design guidance only and are not tested. t0cki 40 41 42
pic16c5x pic16c54a ds30453b-page 116 preliminary 1998 microchip technology inc. notes:
1998 microchip technology inc. preliminary ds30453b-page 117 pic16cr57b pic16c5x 15.0 electrical characteristics - pic16cr57b absolute maximum ratings? ambient temperature under bias ................................................................................................. .......... ?5 c to +125 c storage temperature............................................................................................................ .................. ?5 c to +150 c voltage on v dd with respect to v ss ..................................................................................................................0 to +7.5v voltage on mclr with respect to v ss ................................................................................................................0 to +14v voltage on all other pins with respect to v ss ................................................................................. ?.6v to (v dd + 0.6v) total power dissipation (1) ............................................................................................................................... .....800 mw max. current out of v ss pin........................................................................................................................... ........150 ma max. current into v dd pin........................................................................................................................... ...........100 ma max. current into an input pin (t0cki only) ..................................................................................................................... 500 m a input clamp current, i ik (v i < 0 or v i > v dd ) ................................................................................................................... 20 ma output clamp current, i ok (v o < 0 or v o > v dd ) ............................................................................................................ 20 ma max. output current sunk by any i/o pin ........................................................................................ ........................25 ma max. output current sourced by any i/o pin..................................................................................... ......................20 ma max. output current sourced by a single i/o port (porta, b or c) ............................................................... ........50 ma max. output current sunk by a single i/o port (porta, b or c) .................................................................. ..........50 ma note 1: power dissipation is calculated as follows: p dis = v dd x {i dd - ? i oh } + ? {(v dd -v oh ) x i oh } + ? (v ol x i ol ) ? notice: stresses above those listed under ?aximum ratings may cause permanent damage to the device. this is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this speci?ation is not implied. exposure to maximum rating conditions for extended periods may affect device reliability.
pic16c5x pic16cr57b ds30453b-page 118 preliminary 1998 microchip technology inc. table 15-1: cross reference of device specs for oscillator configurations and frequencies of operation (commercial devices) osc pic16cr57b-04 pic16cr57b-10 pic16cr57b-20 pic16lcr57b-04 rc v dd : 3.0v to 6.25v i dd : 2.5 ma max at 5.5v i pd : 4.0 m a max at 3.0v, wdt dis freq: 4.0 mhz max n/a n/a n/a xt v dd : 3.0v to 6.25v i dd : 2.5 ma max at 5.5v i pd : 4.0 m a max at 3.0v, wdt dis freq: 4.0 mhz max n/a n/a n/a hs n/a v dd : 4.5v to 5.5v i dd : 10 ma max at 5.5v i pd : 4.0 m a max at 3.0v, wdt dis freq: 10 mhz max v dd : 4.5v to 5.5v i dd : 20 ma max at 5.5v i pd : 4.0 m a max at 3.0v, wdt dis freq: 20 mhz max n/a lp n/a n/a n/a v dd : 2.5v to 6.25v i dd : 32 m a max at 32 khz, 2.5v i pd : 4.0 m a max at 2.5v, wdt dis freq: 200 khz max the shaded sections indicate oscillator selections which should work by design, but are not tested. it is recommended that the user select the device type from information in unshaded sections.
1998 microchip technology inc. preliminary ds30453b-page 119 pic16cr57b pic16c5x 15.1 dc characteristics: pic16cr5 7 b- 04, 10, 20 ( commer cial ) pic16cr5 7 b- 04 i , 10 i , 20 i ( industrial ) dc characteristics power supply pins standard operating conditions (unless otherwise speci?d) operating temperature 0 c t a +70 c (commercial) ?0 c t a +85 c (industrial) characteristic sym min typ (1) max units conditions supply voltage rc and xt options hs option v dd 3.0 4.5 6.25 5.5 v v ram data retention voltage (2) v dr 1.5* v device in sleep mode v dd start voltage to ensure power-on reset v por ? ss v see section 7.4 for details on power-on reset v dd rise rate to ensure power-on reset s vdd 0.05* v/ms see section 7.4 for details on power-on reset supply current (3) rc (4) and xt options hs option i dd 1.9 2.5 4.7 2.5 8.0 17 ma ma ma f osc = 4 mhz, v dd = 5.5v f osc = 10 mhz, v dd = 5.5v f osc = 20 mhz, v dd = 5.5v power-down current (5) commercial industrial i pd 4.0 0.25 4.0 0.25 12 4.0 14 5.0 m a m a m a m a v dd = 3.0v, wdt enabled v dd = 3.0v, wdt disabled v dd = 3.0v, wdt enabled v dd = 3.0v, wdt disabled * these parameters are characterized but not tested. note 1: data in the typical (?yp? column is based on characterization results at 25 c. this data is for design guidance only and is not tested. 2: this is the limit to which v dd can be lowered in sleep mode without losing ram data. 3: the supply current is mainly a function of the operating voltage and frequency. other factors such as bus loading, oscillator type, bus rate, internal code execution pattern, and temperature also have an impact on the current consumption. a) the test conditions for all i dd measurements in active operation mode are: osc1 = external square wave, from rail-to-rail; all i/o pins tristated, pulled to v ss , t0cki = v dd , mclr = v dd ; wdt enabled/disabled as speci?d. b) for standby current measurements, the conditions are the same, except that the device is in sleep mode. 4: does not include current through rext. the current through the resistor can be estimated by the formula: i r = v dd /2rext (ma) with rext in k w . 5: the power down current in sleep mode does not depend on the oscillator type. power down current is measured with the part in sleep mode, with all i/o pins in hi-impedance state and tied to v dd and v ss .
pic16c5x pic16cr57b ds30453b-page 120 preliminary 1998 microchip technology inc. 15.2 dc characteristics: pic16cr5 7 b- 04 e , 10 e , 20 e ( extended ) dc characteristics power supply pins standard operating conditions (unless otherwise speci?d) operating temperature ?0 c t a +125 c (extended) characteristic sym min typ (1) max units conditions supply voltage rc and xt options hs options v dd 3.25 4.5 6.0 5.5 v v ram data retention voltage (2) v dr 1.5* v device in sleep mode v dd start voltage to ensure power-on reset v por ? ss v see section 7.4 for details on power-on reset v dd rise rate to ensure power-on reset s vdd 0.05* v/ms see section 7.4 for details on power-on reset supply current (3) rc (4) and xt options hs option i dd 1.9 4.8 9.0 3.3 10 20 ma ma ma f osc = 4 mhz, v dd = 5.5v f osc = 10 mhz, v dd = 5.5v f osc = 20 mhz, v dd = 5.5v power-down current (5) i pd 5.0 0.8 22 18 m a m a v dd = 3.25v, wdt enabled v dd = 3.25v, wdt disabled * these parameters are characterized but not tested. note 1: data in the typical (?yp? column is based on characterization results at 25 c. this data is for design guidance only and is not tested. 2: this is the limit to which v dd can be lowered in sleep mode without losing ram data. 3: the supply current is mainly a function of the operating voltage and frequency. other factors such as bus loading, oscillator type, bus rate, internal code execution pattern, and temperature also have an impact on the current consumption. a) the test conditions for all i dd measurements in active operation mode are: osc1 = external square wave, from rail-to-rail; all i/o pins tristated, pulled to v ss , t0cki = v dd , mclr = v dd ; wdt enabled/disabled as speci?d. b) for standby current measurements, the conditions are the same, except that the device is in sleep mode. 4: does not include current through rext. the current through the resistor can be estimated by the formula: i r = v dd /2rext (ma) with rext in k w . 5: the power down current in sleep mode does not depend on the oscillator type. power down current is measured with the part in sleep mode, with all i/o pins in hi-impedance state and tied to v dd and v ss .
1998 microchip technology inc. preliminary ds30453b-page 121 pic16cr57b pic16c5x 15.3 dc characteristics: pic16lcr5 7 b- 04 (commer cial ) pic16 l cr5 7 b- 04 i ( industrial) dc characteristics power supply pins standard operating conditions (unless otherwise speci?d) operating temperature 0 c t a +70 c (commercial) ?0 c t a +85 c (industrial) characteristic sym min typ (1) max units conditions supply voltage v dd 2.5 6.25 v lp option ram data retention voltage (2) v dr 1.5* v device in sleep mode v dd start voltage to ensure power-on reset v por ? ss v see section 7.4 for details on power-on reset v dd rise rate to ensure power-on reset s vdd 0.05* v/ms see section 7.4 for details on power-on reset supply current (3) commercial industrial i dd 12 15 28 37 m a m a f osc = 32 khz, v dd = 2.5v, wdt disabled f osc = 32 khz, v dd = 2.5v, wdt disabled power-down current (5) commercial industrial i pd 3.5 0.2 3.5 0.2 12 4.0 14 5.0 m a m a m a m a v dd = 2.5v, wdt enabled v dd = 2.5v, wdt disabled v dd = 2.5v, wdt enabled v dd = 2.5v, wdt disabled * these parameters are characterized but not tested. note 1: data in the typical (?yp? column is based on characterization results at 25 c. this data is for design guidance only and is not tested. 2: this is the limit to which v dd can be lowered in sleep mode without losing ram data. 3: the supply current is mainly a function of the operating voltage and frequency. other factors such as bus loading, oscillator type, bus rate, internal code execution pattern, and temperature also have an impact on the current consumption. a) the test conditions for all i dd measurements in active operation mode are: osc1 = external square wave, from rail-to-rail; all i/o pins tristated, pulled to v ss , t0cki = v dd , mclr = v dd ; wdt enabled/disabled as speci?d. b) for standby current measurements, the conditions are the same, except that the device is in sleep mode. 4: does not include current through rext. the current through the resistor can be estimated by the formula: i r = v dd /2rext (ma) with rext in k w . 5: the power down current in sleep mode does not depend on the oscillator type. power down current is measured with the part in sleep mode, with all i/o pins in hi-impedance state and tied to v dd and v ss .
pic16c5x pic16cr57b ds30453b-page 122 preliminary 1998 microchip technology inc. 15.4 d c characteristics: pic16cr5 7 b- 04, 10, 20, pic16lcr5 7 b- 04 ( commer cial) pic16cr5 7 b- 04 i , 10 i , 20 i , pic16lcr5 7 b- 04 i ( industrial) dc characteristics all pins except power supply pins standard operating conditions (unless otherwise speci?d) operating temperature 0 c t a +70 c (commercial) ?0 c t a +85 c (industrial) operating voltage v dd range is described in section 15.1 and section 15.3. characteristic sym min typ (1) max units conditions input low voltage i/o ports mclr (schmitt trigger) t0cki (schmitt trigger) osc1 (schmitt trigger) osc1 v il v ss v ss v ss v ss v ss 0.2 v dd 0.15 v dd 0.15 v dd 0.15 v dd 0.3 v dd v v v v v pin at hi-impedance rc option only (4) xt, hs and lp options input high voltage i/o ports mclr (schmitt trigger) t0cki (schmitt trigger) osc1 (schmitt trigger) osc1 v ih 0.45 v dd 2.0 0.36 v dd 0.85 v dd 0.85 v dd 0.85 v dd 0.7 v dd v dd v dd v dd v dd v dd v dd v dd v v v v v v v for all v dd (5) 4.0v < v dd 5.5v (5) v dd > 5.5v rc option only (4) xt, hs and lp options hysteresis of schmitt trigger inputs v hys 0.15v dd * v input leakage current (3) i/o ports mclr t0cki osc1 i il ?.0 ?.0 ?.0 ?.0 0.5 0.5 0.5 +1.0 +5.0 +3.0 +3.0 m a m a m a m a m a for v dd 5.5v v ss v pin v dd , pin at hi-impedance v pin = v ss + 0.25v (2) v pin = v dd (2) v ss v pin v dd v ss v pin v dd , xt, hs and lp options output low voltage i/o ports osc2/clkout v ol 0.6 0.6 v v i ol = 8.7 ma, v dd = 4.5v i ol = 1.6 ma, v dd = 4.5v, rc option only output high voltage (3) i/o ports osc2/clkout v oh v dd ?.7 v dd ?.7 v v i oh = ?.4 ma, v dd = 4.5v i oh = ?.0 ma, v dd = 4.5v, rc option only * these parameters are characterized but not tested. note 1: data in the typical (?yp? column is based on characterization results at 25 c. this data is for design guidance only and is not tested. 2: the leakage current on the mclr /v pp pin is strongly dependent on the applied voltage level. the speci?d levels represent normal operating conditions. higher leakage current may be measured at different input voltage. 3: negative current is de?ed as coming out of the pin. 4: for the rc option, the osc1/clkin pin is a schmitt trigger input. it is not recommended that the pic16c5x be driven with external clock in rc mode. 5: the user may use the better of the two speci?ations.
1998 microchip technology inc. preliminary ds30453b-page 123 pic16cr57b pic16c5x 15.5 dc characteristics: p ic16cr5 7 b- 04 e , 10 e , 20 e ( extended) dc characteristics all pins except power supply pins standard operating conditions (unless otherwise speci?d) operating temperature ?0 c t a +125 c operating voltage v dd range is described in section 15.2. characteristic sym min typ (1) max units conditions input low voltage i/o ports mclr (schmitt trigger) t0cki (schmitt trigger) osc1 (schmitt trigger) osc1 v il v ss v ss v ss v ss v ss 0.2 v dd 0.15 v dd 0.15 v dd 0.15 v dd 0.3 v dd v v v v v pin at hi-impedance rc option only (4) xt, hs and lp options input high voltage i/o ports mclr (schmitt trigger) t0cki (schmitt trigger) osc1 (schmitt trigger) osc1 v ih 0.45 v dd 2.0 0.36 v dd 0.85 v dd 0.85 v dd 0.85 v dd 0.7 v dd v dd v dd v dd v dd v dd v dd v dd v v v v v v v for all v dd (5) 4.0v < v dd 5.5v (5) v dd > 5.5v rc option only (4) xt, hs and lp options hysteresis of schmitt trigger inputs v hys 0.15v dd * v input leakage current (3) i/o ports mclr t0cki osc1 i il ?.0 ?.0 ?.0 ?.0 0.5 0.5 0.5 +1.0 +5.0 +3.0 +3.0 m a m a m a m a m a for v dd 5.5v v ss v pin v dd , pin at hi-impedance v pin = v ss + 0.25 v (2) v pin = v dd (2) v ss v pin v dd v ss v pin v dd , xt, hs and lp options output low voltage i/o ports osc2/clkout v ol 0.6 0.6 v v i ol = 8.7 ma, v dd = 4.5v i ol = 1.6 ma, v dd = 4.5v, rc option only output high voltage (3) i/o ports osc2/clkout v oh v dd ?.7 v dd ?.7 v v i oh = ?.4 ma, v dd = 4.5v i oh = ?.0 ma, v dd = 4.5v, rc option only * these parameters are characterized but not tested. note 1: data in the typical (?yp? column is based on characterization results at 25 c. this data is for design guidance only and is not tested. 2: the leakage current on the mclr /v pp pin is strongly dependent on the applied voltage level. the speci?d levels represent normal operating conditions. higher leakage current may be measured at different input voltage. 3: negative current is de?ed as coming out of the pin. 4: for the rc option, the osc1/clkin pin is a schmitt trigger input. it is not recommended that the pic16c5x be driven with external clock in rc mode. 5: the user may use the better of the two speci?ations.
pic16c5x pic16cr57b ds30453b-page 124 preliminary 1998 microchip technology inc. 15.6 timing p arameter symbology and load conditions the timing parameter symbols have been created following one of the following formats: 1. tpps2pps 2. tpps t f frequency t time lowercase subscripts (pp) and their meanings: pp 2 to mc mclr ck clkout osc oscillator cy cycle time os osc1 drt device reset timer t0 t0cki io i/o port wdt watchdog timer uppercase letters and their meanings: s f fall p period h high r rise i invalid (hi-impedance) v valid l low z hi-impedance figure 15-1: load conditions c l v ss pin c l = 50 pf for all pins except osc2 15 pf for osc2 in xt, hs or lp options when external clock is used to drive osc1
1998 microchip technology inc. preliminary ds30453b-page 125 pic16cr57b pic16c5x 15.7 timing dia grams and speci cation s figure 15-2: external clock timing - pic16cr57b table 15-2: external clock timing requirements - pic16cr57b ac characteristics standard operating conditions (unless otherwise speci?d) operating temperature 0 c t a +70 c (commercial) ?0 c t a +85 c (industrial) ?0 c t a +125 c (extended) operating voltage v dd range is described in section 15.1, section 15.2 and section 15.3. parameter no. sym characteristic min typ (1) max units conditions f osc external clkin frequency (2) dc 4.0 mhz xt osc mode dc 4.0 mhz hs osc mode (04) dc 10 mhz hs osc mode (10) dc 20 mhz hs osc mode (20) dc 200 khz lp osc mode oscillator frequency (2) dc 4.0 mhz rc osc mode 0.1 4.0 mhz xt osc mode 4.0 4.0 mhz hs osc mode (04) 4.0 10 mhz hs osc mode (10) 4.0 20 mhz hs osc mode (20) 5.0 200 khz lp osc mode * these parameters are characterized but not tested. note 1: data in the typical (?yp? column is at 5.0v, 25 c unless otherwise stated. these parameters are for design guidance only and are not tested. 2: all speci?d values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. exceeding these speci?d limits may result in an unstable oscillator operation and/or higher than expected current consumption. when an external clock input is used, the ?ax cycle time limit is ?c (no clock) for all devices. 3: instruction cycle period (t cy ) equals four times the input oscillator time base period. osc1 clkout q4 q1 q2 q3 q4 q1 133 44 2
pic16c5x pic16cr57b ds30453b-page 126 preliminary 1998 microchip technology inc. 1t osc external clkin period (2) 250 ns xt osc mode 250 ns hs osc mode (04) 100 ns hs osc mode (10) 50 ns hs osc mode (20) 5.0 m s lp osc mode oscillator period (2) 250 ns rc osc mode 250 10,000 ns xt osc mode 250 250 ns hs osc mode (04) 100 250 ns hs osc mode (10) 50 250 ns hs osc mode (20) 5.0 200 m s lp osc mode 2t cy instruction cycle time (3) 4/f osc 3 tosl, tosh clock in (osc1) low or high time 85* ns xt oscillator 20* ns hs oscillator 2.0* m s lp oscillator 4 tosr, tosf clock in (osc1) rise or fall time 25* ns xt oscillator 25* ns hs oscillator 50* ns lp oscillator table 15-2: external clock timing requirements - pic16cr57b (con?) ac characteristics standard operating conditions (unless otherwise speci?d) operating temperature 0 c t a +70 c (commercial) ?0 c t a +85 c (industrial) ?0 c t a +125 c (extended) operating voltage v dd range is described in section 15.1, section 15.2 and section 15.3. parameter no. sym characteristic min typ (1) max units conditions * these parameters are characterized but not tested. note 1: data in the typical (?yp? column is at 5.0v, 25 c unless otherwise stated. these parameters are for design guidance only and are not tested. 2: all speci?d values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. exceeding these speci?d limits may result in an unstable oscillator operation and/or higher than expected current consumption. when an external clock input is used, the ?ax cycle time limit is ?c (no clock) for all devices. 3: instruction cycle period (t cy ) equals four times the input oscillator time base period.
1998 microchip technology inc. preliminary ds30453b-page 127 pic16cr57b pic16c5x figure 15-3: clkout and i/o timing - pic16cr57b table 15-3: clkout and i/o timing requirements - pic16cr57b ac characteristics standard operating conditions (unless otherwise speci?d) operating temperature 0 c t a +70 c (commercial) ?0 c t a +85 c (industrial) ?0 c t a +125 c (extended) operating voltage v dd range is described in section 15.1, section 15.2 and section 15.3. parameter no. sym characteristic min typ (1) max units 10 tosh2ckl osc1 - to clkout (2) 15 30** ns 11 tosh2ckh osc1 - to clkout - (2) 15 30** ns 12 tckr clkout rise time (2) 5.0 15** ns 13 tckf clkout fall time (2) 5.0 15** ns 14 tckl2iov clkout to port out valid (2) 40** ns 15 tiov2ckh port in valid before clkout - (2) 0.25 t cy + 30* ns 16 tckh2ioi port in hold after clkout - (2) 0* ns 17 tosh2iov osc1 - (q1 cycle) to port out valid (3) 100* ns 18 tosh2ioi osc1 - (q2 cycle) to port input invalid (i/o in hold time) tbd ns 19 tiov2osh port input valid to osc1 - (i/o in setup time) tbd ns 20 tior port output rise time (3) 10 25** ns 21 tiof port output fall time (3) 10 25** ns * these parameters are characterized but not tested. ** these parameters are design targets and are not tested. no characterization data available at this time. note 1: data in the typical (?yp? column is at 5.0v, 25 c unless otherwise stated. these parameters are for design guidance only and are not tested. 2: measurements are taken in rc mode where clkout output is 4 x t osc . 3: see figure 15-1 for loading conditions. osc1 clkout i/o pin (input) i/o pin (output) q4 q1 q2 q3 10 14 17 20, 21 18 15 11 16 old value new value note: all tests must be done with speci?d capacitive loads (see data sheet) 50 pf on i/o pins and clkout. 19 12 13
pic16c5x pic16cr57b ds30453b-page 128 preliminary 1998 microchip technology inc. figure 15-4: reset, watchdog timer, and device reset timer timing - pic16cr57b table 15-4: reset, watchdog timer, and device reset timer - pic16cr57b ac characteristics standard operating conditions (unless otherwise speci?d) operating temperature 0 c t a +70 c (commercial) ?0 c t a +85 c (industrial) ?0 c t a +125 c (extended) operating voltage v dd range is described in section 15.1, section 15.2 and section 15.3. parameter no. sym characteristic min typ (1) max units conditions 30 tmcl mclr pulse width (low) 1.0* m sv dd = 5.0v 31 twdt watchdog timer time-out period (no prescaler) 9.0* 18* 30* ms v dd = 5.0v (commercial) 32 t drt device reset timer period 9.0* 18* 30* ms v dd = 5.0v (commercial) 34 tio z i/o hi-impedance from mclr low 1.0* m s * these parameters are characterized but not tested. note 1: data in the typical (?yp? column is at 5.0v, 25 c unless otherwise stated. these parameters are for design guidance only and are not tested. v dd mclr internal por drt time-out internal reset watchdog timer reset 32 31 34 i/o pin 32 32 34 (note 1) note 1: i/o pins must be taken out of hi-impedance mode by enabling the output drivers in software. 30
1998 microchip technology inc. preliminary ds30453b-page 129 pic16cr57b pic16c5x figure 15-5: timer0 clock timings - pic16cr57b table 15-5: timer0 clock requirements - pic16cr57b ac characteristics standard operating conditions (unless otherwise speci?d) operating temperature 0 c t a +70 c (commercial) ?0 c t a +85 c (industrial) ?0 c t a +125 c (extended) operating voltage v dd range is described in section 15.1, section 15.2 and section 15.3. parameter no. sym characteristic min typ (1) max units conditions 40 tt0h t0cki high pulse width - no prescaler 0.5 t cy + 20* ns - with prescaler 10* ns 41 tt0l t0cki low pulse width - no prescaler 0.5 t cy + 20* ns - with prescaler 10* ns 42 tt0p t0cki period 20 or t cy + 40 * n ns whichever is greater. n = prescale value (1, 2, 4,..., 256) * these parameters are characterized but not tested. note 1: data in the typical (?yp? column is at 5.0v, 25 c unless otherwise stated. these parameters are for design guidance only and are not tested. t0cki 40 41 42
pic16c5x pic16cr57b ds30453b-page 130 preliminary 1998 microchip technology inc. notes:
1998 microchip technology inc. preliminary ds30453b-page 131 pic16c58a pic16c5x 16.0 electrical characteristics - pic16c58a absolute maximum ratings ? ambient temperature under bias ................................................................................................. .......... ?5 c to +125 c storage temperature............................................................................................................ ................. ?5 c to +150 c voltage on v dd with respect to v ss ..................................................................................................................0 to +7.5v voltage on mclr with respect to v ss ................................................................................................................0 to +14v voltage on all other pins with respect to v ss ................................................................................. ?.6v to (v dd + 0.6v) total power dissipation (1) ............................................................................................................................... .....800 mw max. current out of v ss pin........................................................................................................................... ........150 ma max. current into v dd pin........................................................................................................................... ...........100 ma max. current into an input pin (t0cki only) ..................................................................................................................... 500 m a input clamp current, i ik (v i < 0 or v i > v dd ) .................................................................................................................... 20 ma output clamp current, i ok (v o < 0 or v o > v dd ) ............................................................................................................ 20 ma max. output current sunk by any i/o pin ........................................................................................ ........................25 ma max. output current sourced by any i/o pin..................................................................................... ......................20 ma max. output current sourced by a single i/o port (porta or b).................................................................. ..........50 ma max. output current sunk by a single i/o port (porta or b) ..................................................................... ............50 ma note 1: power dissipation is calculated as follows: pdis = v dd x {i dd - ? i oh } + ? {(v dd -v oh ) x i oh } + ? (v ol x i ol ) ? notice: stresses above those listed under "maximum ratings" may cause permanent damage to the device. this is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this speci?ation is not implied. exposure to maximum rating conditions for extended periods may affect device reliability.
pic16c5x pic16c58a ds30453b-page 132 preliminary 1998 microchip technology inc. table 16-1: cross reference of device specs for oscillator configurations and frequencies of operation (commercial devices) osc pic16c58a-04 pic16c58a-10 pic16c58a-20 pic16lc58a-04 rc v dd : 3.0v to 6.25v i dd : 2.5 ma max. at 5.5v i pd : 4.0 m a max. at 3.0v wdt dis freq: 4.0 mhz max. v dd : 3.0v to 6.25v i dd : 1.8 ma typ. at 5.5v i pd : 0.25 m a typ. at 3.0v wdt dis freq: 4.0 mhz max. v dd : 3.0v to 6.25v i dd : 1.8 ma typ. at 5.5v i pd : 0.25 m a typ. at 3.0v wdt dis freq: 4.0 mhz max. v dd : 3.0v to 6.25v i dd : 0.5 ma typ. at 5.5v i pd : 0.25 m a typ. at 3.0v wdt dis freq: 4.0 mhz max. xt v dd : 3.0v to 6.25v i dd 2.5 ma max. at 5.5v i pd : 4.0 m a max. at 3.0v wdt dis freq: 4.0 mhz max. v dd : 3.0v to 6.25v i dd : 1.8 ma typ. at 5.5v i pd : 0.25 m a typ. at 3.0v wdt dis freq: 4.0 mhz max. v dd : 3.0v to 6.25v i dd : 1.8 ma typ. at 5.5v i pd : 0.25 m a typ. at 3.0v wdt dis freq: 4.0 mhz max. v dd : 3.0v to 6.25v i dd : 0.5 ma typ. at 5.5v i pd : 0.25 m a typ. at 3.0v wdt dis freq: 4.0 mhz max. hs n/a v dd : 4.5v to 5.5v i dd : 8.0 ma max. at 5.5v i pd : 4.0 m a max. at 3.0v wdt dis freq: 10 mhz max. v dd : 4.5v to 5.5v i dd : 17 ma max. at 5.5v i pd : 4.0 m a max. at 3.0v wdt dis freq: 20 mhz max. n/a lp v dd : 3.0v to 6.25v i dd : 15 m a typ. at 32khz, 3.0v i pd : 0.25 m a typ. at 3.0v wdt dis freq: 200 khz max. n/a n/a v dd : 2.5v to 6.25v i dd : 28 m a max. at 32khz, 2.5v wdt dis i pd : 4.0 m a max. at 2.5v wdt dis freq: 200 khz max. the shaded sections indicate oscillator selections which should work by design, but are not tested. it is recommended that the user select the device type from information in unshaded sections. osc pic16c58a/jw pic16lv58a-02 rc v dd : 3.0v to 6.25v i dd : 2.5 ma max. at 5.5v i pd : 4.0 m a max. at 3.0v wdt dis freq: 4.0 mhz max. v dd : 2.0v to 3.8v i dd : 0.5 ma typ. at 3.0v i pd : 0.25 m a typ. at 3.0v wdt dis freq: 2.0 mhz max. xt v dd : 3.0v to 6.25v i dd 2.5 ma max. at 5.5v i pd : 4.0 m a max. at 3.0v wdt dis freq: 4.0 mhz max. v dd : 2.0v to 3.8v i dd : 0.5 ma typ. at 3.0v i pd : 0.25 m a typ. at 3.0v wdt dis freq: 2.0 mhz max. hs v dd : 4.5v to 5.5v i dd : 17 ma max. at 5.5v i pd : 4.0 m a max. at 3.0v wdt dis freq: 20 mhz max. n/a lp v dd : 2.5v to 6.25v i dd : 28 m a max. at 32khz, 2.5v wdt dis i pd : 4.0 m a max. at 2.5v wdt dis freq: 200 khz max. v dd : 2.0v to 3.8v i dd : 27 m a max. at 32khz, 2.5v wdt dis i pd : 4.0 m a max. at 2.5v wdt dis freq: 200 khz max. the shaded sections indicate oscillator selections which should work by design, but are not tested. it is recommended that the user select the device type from information in unshaded sections.
1998 microchip technology inc. preliminary ds30453b-page 133 pic16c58a pic16c5x 16.1 dc characteristics: pic16c58a-04, 10, 20 (commer cial) pic16c58a-04i, 10i, 20i (industrial) dc characteristics power supply pins standard operating conditions (unless otherwise speci?d) operating temperature 0 c t a +70 c (commercial) ?0 c t a +85 c (industrial) characteristic sym min typ (1) max units conditions supply voltage xt, rc and lp options hs option v dd 3.0 4.5 6.25 5.5 v v ram data retention voltage (2) v dr 1.5* v device in sleep mode v dd start voltage to ensure power-on reset v por ? ss v see section 7.4 for details on power-on reset v dd rise rate to ensure power-on reset s vdd 0.05* v/ms see section 7.4 for details on power-on reset supply current (3) xt and rc (4) options hs option lp option, commercial lp option, industrial i dd 1.9 2.5 4.7 15 18 2.5 8.0 17 31 39 ma ma ma m a m a f osc = 4.0 mhz, v dd = 5.5v f osc = 10 mhz, v dd = 5.5v f osc = 20 mhz, v dd = 5.5v f osc = 32 khz, v dd = 3.0v, wdt disabled f osc = 32 khz, v dd = 3.0v, wdt disabled power down current (5) commercial industrial i pd 4.0 0.25 5.0 0.3 12 4.0 14 5.0 m a m a m a m a v dd = 3.0v, wdt enabled v dd = 3.0v, wdt disabled v dd = 3.0v, wdt enabled v dd = 3.0v, wdt disabled * these parameters are characterized but not tested. note 1: data in the typical (?yp? column is based on characterization results at 25 c. this data is for design guidance only and is not tested. 2: this is the limit to which v dd can be lowered in sleep mode without losing ram data. 3: the supply current is mainly a function of the operating voltage and frequency. other factors such as bus loading, oscillator type, bus rate, internal code execution pattern, and temperature also have an impact on the current consumption. a) the test conditions for all i dd measurements in active operation mode are: osc1 = external square wave, from rail-to-rail; all i/o pins tristated, pulled to v ss , t0cki = v dd , mclr = v dd ; wdt enabled/disabled as speci?d. b) for standby current measurements, the conditions are the same, except that the device is in sleep mode. 4: does not include current through rext. the current through the resistor can be estimated by the formula: i r = v dd /2rext (ma) with rext in k w . 5: the power down current in sleep mode does not depend on the oscillator type. power down current is measured with the part in sleep mode, with all i/o pins in hi-impedance state and tied to v dd and v ss .
pic16c5x pic16c58a ds30453b-page 134 preliminary 1998 microchip technology inc. 16.2 d c characteristics : p ic16c5 8a- 04 e, 10e, 20e ( extended ) dc characteristics power supply pins standard operating conditions (unless otherwise speci?d) operating temperature ?0 c t a +125 c (extended) characteristic sym min typ (1) max units conditions supply voltage xt and rc options hs option v dd 3.5 4.5 5.5 5.5 v v ram data retention voltage (2) v dr 1.5* v device in sleep mode v dd start voltage to ensure power-on reset v por ? ss v see section 7.4 for details on power-on reset v dd rise rate to ensure power-on reset s vdd 0.05* v/ms see section 7.4 for details on power-on reset supply current (3) xt and rc (4) options hs option i dd 1.9 4.8 9.0 3.3 10 20 ma ma ma f osc = 4.0 mhz, v dd = 5.5v f osc = 10 mhz, v dd = 5.5v f osc = 20 mhz, v dd = 5.5v power down current (5) xt and rc options hs option i pd 5.0 0.8 4.0 0.25 22 18 22 18 m a m a m a m a v dd = 3.5v, wdt enabled v dd = 3.5v, wdt disabled v dd = 3.5v, wdt enabled v dd = 3.5v, wdt disabled * these parameters are characterized but not tested. note 1: data in the typical (?yp? column is based on characterization results at 25 c. this data is for design guidance only and is not tested. 2: this is the limit to which v dd can be lowered in sleep mode without losing ram data. 3: the supply current is mainly a function of the operating voltage and frequency. other factors such as bus loading, oscillator type, bus rate, internal code execution pattern, and temperature also have an impact on the current consumption. a) the test conditions for all i dd measurements in active operation mode are: osc1 = external square wave, from rail-to-rail; all i/o pins tristated, pulled to v ss , t0cki = v dd , mclr = v dd ; wdt enabled/disabled as speci?d. b) for standby current measurements, the conditions are the same, except that the device is in sleep mode. 4: does not include current through rext. the current through the resistor can be estimated by the formula: i r = v dd /2rext (ma) with rext in k w . 5: the power down current in sleep mode does not depend on the oscillator type. power down current is measured with the part in sleep mode, with all i/o pins in hi-impedance state and tied to v dd and v ss .
1998 microchip technology inc. preliminary ds30453b-page 135 pic16c58a pic16c5x 16.3 d c characteristics: p ic16lc5 8a -04 (commer cial ) pic16lc5 8a - 04 i (industrial ) pic16lc58a-04 (extended) dc characteristics power supply pins standard operating conditions (unless otherwise speci?d) operating temperature 0 c t a +70 c (commercial) ?0 c t a +85 c (industrial) ?0 c t a +125 c (extended) characteristic sym min typ (1) max units conditions supply voltage xt, rc and lp options v dd 2.5 6.25 v ram data retention voltage (2) v dr 1.5* v device in sleep mode v dd start voltage to ensure power-on reset v por ? ss v see section 7.4 for details on power-on reset v dd rise rate to ensure power-on reset s vdd 0.05* v/ms see section 7.4 for details on power-on reset supply current (3) xt and rc (4) options lp option, commercial lp option, industrial lp option, extended i dd 0.5 12 12 12 2.5 27 35 37 ma m a m a m a f osc = 4.0 mhz, v dd = 5.5v f osc = 32 khz, v dd = 2.5v wdt disabled f osc = 32 khz, v dd = 2.5v wdt disabled f osc = 32 khz, v dd = 2.5v wdt disabled power down current (5) commercial industrial extended i pd 2.5 0.25 2.5 0.25 2.5 0.25 12 4.0 14 5.0 15 7.0 m a m a m a m a m a m a v dd = 2.5v, wdt enabled v dd = 2.5v, wdt disabled v dd = 2.5v, wdt enabled v dd = 2.5v, wdt disabled v dd = 2.5v, wdt enabled v dd = 2.5v, wdt disabled * these parameters are characterized but not tested. note 1: data in the typical (?yp? column is based on characterization results at 25 c. this data is for design guidance only and is not tested. 2: this is the limit to which v dd can be lowered in sleep mode without losing ram data. 3: the supply current is mainly a function of the operating voltage and frequency. other factors such as bus loading, oscillator type, bus rate, internal code execution pattern, and temperature also have an impact on the current consumption. a) the test conditions for all i dd measurements in active operation mode are: osc1 = external square wave, from rail-to-rail; all i/o pins tristated, pulled to v ss , t0cki = v dd , mclr = v dd ; wdt enabled/disabled as speci?d. b) for standby current measurements, the conditions are the same, except that the device is in sleep mode. 4: does not include current through rext. the current through the resistor can be estimated by the formula: i r = v dd /2rext (ma) with rext in k w . 5: the power down current in sleep mode does not depend on the oscillator type. power down current is measured with the part in sleep mode, with all i/o pins in hi-impedance state and tied to v dd and v ss .
pic16c5x pic16c58a ds30453b-page 136 preliminary 1998 microchip technology inc. 16.4 dc characteristics: pic16l v58a-02 (commer cial) pic16 l v 58a-0 2 (industrial) dc characteristics power supply pins standard operating conditions (unless otherwise speci?d) operating temperature 0 c t a +70 c (commercial) ?0 c t a +85 c (industrial) characteristic sym min typ (1) max units conditions supply voltage xt, rc and lp options v dd 2.0 3.8 v ram data retention voltage (2) v dr 1.5* v device in sleep mode v dd start voltage to ensure power-on reset v por ? ss v see section on power-on reset for details v dd rise rate to ensure power-on reset s vdd 0.05* v/ms see section on power-on reset for details supply current (3) xt and rc (4) options lp option, commercial lp option, industrial i dd 0.5 11 14 1.8 27 35 ma m a m a f osc = 2.0 mhz, v dd = 3.0v f osc = 32 khz, v dd = 2.5v, wdt disabled f osc = 32 khz, v dd = 2.5v, wdt disabled power down current (5)(6) commercial industrial i pd 2.5 0.25 2.5 0.25 12 4.0 14 5.0 m a m a m a m a v dd = 2.5v, wdt enabled v dd = 2.5v, wdt disabled v dd = 2.5v, wdt enabled v dd = 2.5v, wdt disabled * these parameters are characterized but not tested. note 1: data in the typical (?yp? column is based on characterization results at 25 c. this data is for design guidance only and is not tested. 2: this is the limit to which v dd can be lowered in sleep mode without losing ram data. 3: the supply current is mainly a function of the operating voltage and frequency. other factors such as bus loading, oscillator type, bus rate, internal code execution pattern, and temperature also have an impact on the current consumption. a) the test conditions for all i dd measurements in active operation mode are: osc1 = external square wave, from rail-to-rail; all i/o pins tristated, pulled to v ss , t0cki = v dd , mclr = v dd ; wdt enabled/disabled as speci?d. b) for standby current measurements, the conditions are the same, except that the device is in sleep mode. 4: does not include current through rext. the current through the resistor can be estimated by the formula: i r = v dd /2rext (ma) with rext in k w . 5: the power down current in sleep mode does not depend on the oscillator type. power down current is measured with the part in sleep mode, with all i/o pins in hi-impedance state and tied to v dd and v ss . 6: the oscillator start-up time can be as much as 8 seconds for xt and lp oscillator selection, if the sleep mode is entered or during initial power-up.
1998 microchip technology inc. preliminary ds30453b-page 137 pic16c58a pic16c5x 16.5 dc characteristics: pic16c58a-04, 10, 20, pic16lc58a-04, pic16l v58a-02 (commer cial) pic16c58a-04i, 10i, 20i, pic16lc58a-04i, pic16l v58a-02i (industrial) pic16c5 8a - 04 e , 1 0 e , 20 e ( extended ) dc characteristics all pins except power supply pins standard operating conditions (unless otherwise speci?d) operating temperature 0 c t a +70 c (commercial) ?0 c t a +85 c (industrial) ?0 c t a +85 c (industrial - pic16lv58a) ?0 c t a +125 c (extended) operating voltage v dd range is described in section 16.1, section 16.2 and section 16.3. characteristic sym min typ (1) max units conditions input low voltage i/o ports mclr (schmitt trigger) t0cki (schmitt trigger) osc1 (schmitt trigger) osc1 v il v ss v ss v ss v ss v ss 0.2 v dd 0.15 v dd 0.15 v dd 0.15 v dd 0.3 v dd v v v v v pin at hi-impedance rc option only (4) xt, hs and lp options input high voltage i/o ports mclr (schmitt trigger) t0cki (schmitt trigger) osc1 (schmitt trigger) osc1 v ih 0.2 v dd +1v 2.0 0.85 v dd 0.85 v dd 0.85 v dd 0.7 v dd v dd v dd v dd v dd v dd v dd v v v v v v for all v dd (5) 4.0v < v dd 5.5v (5) rc option only (4) xt, hs and lp options hysteresis of schmitt trigger inputs v hys 0.15v dd * v input leakage current (3) i/o ports mclr t0cki osc1 i il -1.0 -5.0 -3.0 -3.0 0.5 0.5 0.5 0.5 +1.0 +5.0 +3.0 +3.0 m a m a m a m a m a for v dd 5.5v v ss v pin v dd, pin at hi-impedance v pin = v ss +0.25v (2) v pin = v dd (2) v ss v pin v dd v ss v pin v dd, xt, hs and lp options output low voltage i/o ports osc2/clkout v ol 0.6 0.6 v v i o l = 8.7 ma, v dd = 4.5v i o l = 1.6 ma, v dd = 4.5v, rc option only output high voltage i/o ports (3) osc2/clkout v oh v dd -0.7 v dd -0.7 v v i o h = -5.4 ma, v dd = 4.5v i o h = -1.0 ma, v dd = 4.5v, rc option only * these parameters are characterized but not tested. note 1: data in the typical (?yp? column is based on characterization results at 25 c. this data is for design guidance only and is not tested. 2: the leakage current on the mclr /v pp pin is strongly dependent on the applied voltage level. the speci?d levels represent normal operating conditions. higher leakage current may be measured at different input voltage. 3: negative current is de?ed as coming out of the pin. 4: for the rc option, the osc1/clkin pin is a schmitt trigger input. it is not recommended that the pic16c5x be driven with external clock in rc mode. 5: the user may use the better of the two speci?ations.
pic16c5x pic16c58a ds30453b-page 138 preliminary 1998 microchip technology inc. 16.6 timing p arameter symbology and load conditions the timing parameter symbols have been created following one of the following formats: 1. tpps2pps 2. tpps t f frequency t time lowercase subscripts (pp) and their meanings: pp 2 to mc mclr ck clkout osc oscillator cy cycle time os osc1 drt device reset timer t0 t0cki io i/o port wdt watchdog timer uppercase letters and their meanings: s f fall p period h high r rise i invalid (hi-impedance) v valid l low z hi-impedance figure 16-1: load conditions - pic16c58a c l v ss pin c l = 50 pf for all pins except osc2 15 pf for osc2 in xt, hs or lp options when external clock is used to drive osc1
1998 microchip technology inc. preliminary ds30453b-page 139 pic16c58a pic16c5x 16.7 timing dia grams and speci cations figure 16-2: external clock timing - pic16c58a table 16-2: external clock timing requirements - pic16c58a ac characteristics standard operating conditions (unless otherwise speci?d) operating temperature 0 c t a +70 c (commercial) ?0 c t a +85 c (industrial) ?0 c t a +85 c (industrial - pic16lv58a) ?0 c t a +125 c (extended) operating voltage v dd range is described in section 16.1, section 16.2 and section 16.3. parameter no. sym characteristic min typ (1) max units conditions f osc external clkin frequency (2) dc 4.0 mhz xt osc mode dc 2.0 mhz xt osc mode (pic16lv58a) dc 4.0 mhz hs osc mode (04) dc 10 mhz hs osc mode (10) dc 20 mhz hs osc mode (20) dc 200 khz lp osc mode oscillator frequency (2) dc 4.0 mhz rc osc mode dc 2.0 mhz rc osc mode (pic16lv58a) 0.1 4.0 mhz xt osc mode 0.1 2.0 mhz xt osc mode (pic16lv58a) 4.0 4.0 mhz hs osc mode (04) 4.0 10 mhz hs osc mode (10) 4.0 20 mhz hs osc mode (20) 5.0 200 khz lp osc mode * these parameters are characterized but not tested. note 1: data in the typical (?yp? column is at 5.0v, 25 c unless otherwise stated. these parameters are for design guidance only and are not tested. 2: all speci?d values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. exceeding these speci?d limits may result in an unstable oscillator operation and/or higher than expected current consumption. when an external clock input is used, the ?ax cycle time limit is ?c (no clock) for all devices. 3: instruction cycle period (t cy ) equals four times the input oscillator time base period. osc1 clkout q4 q1 q2 q3 q4 q1 133 44 2
pic16c5x pic16c58a ds30453b-page 140 preliminary 1998 microchip technology inc. 1t osc external clkin period (2) 250 ns xt osc mode 500 ns xt osc mode (pic16lv58a) 250 ns hs osc mode (04) 100 ns hs osc mode (10) 50 ns hs osc mode (20) 5.0 m s lp osc mode oscillator period (2) 250 ns rc osc mode 500 ns rc osc mode (pic16lv58a) 250 10,000 ns xt osc mode 500 ns xt osc mode (pic16lv58a) 250 250 ns hs osc mode (04) 100 250 ns hs osc mode (10) 50 250 ns hs osc mode (20) 5.0 200 m s lp osc mode 2t cy instruction cycle time (3) 4/f osc 3 tosl, tosh clock in (osc1) low or high time 50* ns xt oscillator 20* ns hs oscillator 2.0* m s lp oscillator 4 tosr, tosf clock in (osc1) rise or fall time 25* ns xt oscillator 25* ns hs oscillator 50* ns lp oscillator table 16-2: external clock timing requirements - pic16c58a (con?) ac characteristics standard operating conditions (unless otherwise speci?d) operating temperature 0 c t a +70 c (commercial) ?0 c t a +85 c (industrial) ?0 c t a +85 c (industrial - pic16lv58a) ?0 c t a +125 c (extended) operating voltage v dd range is described in section 16.1, section 16.2 and section 16.3. parameter no. sym characteristic min typ (1) max units conditions * these parameters are characterized but not tested. note 1: data in the typical (?yp? column is at 5.0v, 25 c unless otherwise stated. these parameters are for design guidance only and are not tested. 2: all speci?d values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. exceeding these speci?d limits may result in an unstable oscillator operation and/or higher than expected current consumption. when an external clock input is used, the ?ax cycle time limit is ?c (no clock) for all devices. 3: instruction cycle period (t cy ) equals four times the input oscillator time base period.
1998 microchip technology inc. preliminary ds30453b-page 141 pic16c58a pic16c5x figure 16-3: clkout and i/o timing - pic16c58a table 16-3: clkout and i/o timing requirements - pic16c58a ac characteristics standard operating conditions (unless otherwise speci?d) operating temperature 0 c t a +70 c (commercial) ?0 c t a +85 c (industrial) ?0 c t a +85 c (industrial - pic16lv58a) ?0 c t a +125 c (extended) operating voltage v dd range is described in section 16.1, section 16.2 and section 16.3. parameter no. sym characteristic min typ (1) max units 10 tosh2ckl osc1 - to clkout (2) 15 30** ns 11 tosh2ckh osc1 - to clkout - (2) 15 30** ns 12 tckr clkout rise time (2) 5 15** ns 13 tckf clkout fall time (2) 5 15** ns 14 tckl2iov clkout to port out valid (2) 40** ns 15 tiov2ckh port in valid before clkout - (2) 0.25 t cy + 30* ns 16 tckh2ioi port in hold after clkout - (2) 0* ns 17 tosh2iov osc1 - (q1 cycle) to port out valid (3) 100* ns 18 tosh2ioi osc1 - (q2 cycle) to port input invalid (i/o in hold time) tbd ns 19 tiov2osh port input valid to osc1 - (i/o in setup time) tbd ns 20 tior port output rise time (3) 10 25** ns 21 tiof port output fall time (3) 10 25** ns * these parameters are characterized but not tested. ** these parameters are design targets and are not tested. no characterization data available at this time. note 1: data in the typical (?yp? column is at 5.0v, 25?c unless otherwise stated. these parameters are for design guidance only and are not tested. 2: measurements are taken in rc mode where clkout output is 4 x t osc . 3: see figure 16-1 for loading conditions. osc1 clkout i/o pin (input) i/o pin (output) q4 q1 q2 q3 10 13 14 17 20, 21 18 15 11 12 16 old value new value note: refer to figure 16-1 for load conditions. 19
pic16c5x pic16c58a ds30453b-page 142 preliminary 1998 microchip technology inc. figure 16-4: reset, watchdog timer, and device reset timer timing - pic16c58a table 16-4: reset, watchdog timer, and device reset timer - pic16c58a ac characteristics standard operating conditions (unless otherwise speci?d) operating temperature 0 c t a +70 c (commercial) ?0 c t a +85 c (industrial) ?0 c t a +85 c (industrial - pic16lv58a) ?0 c t a +125 c (extended) operating voltage v dd range is described in section 16.1, section 16.2 and section 16.3. parameter no. sym characteristic min typ (1) max units conditions 30 tmcl mclr pulse width (low) 100* 1 m s ns v dd = 5.0v v dd = 5.0v (pic16lv58a only) 31 twdt watchdog timer time-out period (no prescaler) 9.0* 18* 30* ms v dd = 5.0v (commercial) 32 t drt device reset timer period 9.0* 18* 30* ms v dd = 5.0v (commercial) 34 tio z i/o hi-impedance from mclr low 100* 1 m s ns (pic16lv58a only) * these parameters are characterized but not tested. note 1: data in the typical (?yp? column is at 5.0v, 25 c unless otherwise stated. these parameters are for design guidance only and are not tested. v dd mclr internal por drt time-out internal reset watchdog timer reset 32 31 34 i/o pin 32 32 34 (note 1) note 1: i/o pins must be taken out of hi-impedance mode by enabling the output drivers in software. 30
1998 microchip technology inc. preliminary ds30453b-page 143 pic16c58a pic16c5x figure 16-5: timer0 clock timings - pic16c58a table 16-5: timer0 clock requirements - pic16c58a ac characteristics standard operating conditions (unless otherwise speci?d) operating temperature 0 c t a +70 c (commercial) ?0 c t a +85 c (industrial) ?0 c t a +85 c (industrial - pic16lv58a) ?0 c t a +125 c (extended) operating voltage v dd range is described in section 16.1, section 16.2 and section 16.3. parameter no. sym characteristic min typ (1) max units conditions 40 tt0h t0cki high pulse width - no prescaler 0.5 t cy + 20* ns - with prescaler 10* ns 41 tt0l t0cki low pulse width - no prescaler 0.5 t cy + 20* ns - with prescaler 10* ns 42 tt0p t0cki period 20 or t cy + 40 * n ns whichever is greater. n = prescale value (1, 2, 4,..., 256) * these parameters are characterized but not tested. note 1: data in the typical (?yp? column is at 5.0v, 25 c unless otherwise stated. these parameters are for design guidance only and are not tested. t0cki 40 41 42
pic16c5x pic16c58a ds30453b-page 144 preliminary 1998 microchip technology inc. notes:
1998 microchip technology inc. preliminary ds30453b-page 145 pic16cr58a pic16c5x 17.0 electrical characteristics - pic16cr58a absolute maximum ratings? ambient temperature under bias ................................................................................................. .......... ?5 c to +125 c storage temperature............................................................................................................ .................. ?5 c to +150 c voltage on v dd with respect to v ss ..................................................................................................................0 to +7.5v voltage on mclr with respect to v ss ................................................................................................................0 to +14v voltage on all other pins with respect to v ss ................................................................................. ?.6v to (v dd + 0.6v) total power dissipation (1) ............................................................................................................................... .....800 mw max. current out of v ss pin........................................................................................................................... ........150 ma max. current into v dd pin........................................................................................................................... ...........100 ma max. current into an input pin (t0cki only) ..................................................................................................................... 500 m a input clamp current, i ik (v i < 0 or v i > v dd ) .................................................................................................................... 20 ma output clamp current, i ok (v o < 0 or v o > v dd ) .............................................................................................................. 20 ma max. output current sunk by any i/o pin ........................................................................................ ........................25 ma max. output current sourced by any i/o pin..................................................................................... ......................20 ma max. output current sourced by a single i/o port (porta or b).................................................................. ..........50 ma max. output current sunk by a single i/o port (porta or b) ..................................................................... ............50 ma note 1: power dissipation is calculated as follows: p dis = v dd x {i dd - ? i oh } + ? {(v dd -v oh ) x i oh } + ? (v ol x i ol ) ? notice: stresses above those listed under "maximum ratings" may cause permanent damage to the device. this is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this speci?ation is not implied. exposure to maximum rating conditions for extended periods may affect device reliability.
pic16c5x pic16cr58a ds30453b-page 146 preliminary 1998 microchip technology inc. table 17-1: cross reference of device specs for oscillator configurations and frequencies of operation (commercial devices) osc pic16cr58a-04 pic16cr58a-10 pic16cr58a-20 pic16lcr58a-04 rc v dd : 3.0v to 6.25v i dd : 2.5 ma max at 5.5v i pd : 4.0 m a max at 3.0v, wdt dis freq: 4.0 mhz max n/a n/a n/a xt v dd : 3.0v to 6.25v i dd : 2.5 ma max at 5.5v i pd : 4.0 m a max at 3.0v, wdt dis freq: 4.0 mhz max n/a n/a n/a hs n/a v dd : 4.5v to 5.5v i dd : 8.0 ma max at 5.5v i pd : 4.0 m a max at 3.0v, wdt dis freq: 10 mhz max v dd : 4.5v to 5.5v i dd : 17 ma max at 5.5v i pd : 4.0 m a max at 3.0v, wdt dis freq: 20 mhz max n/a lp n/a n/a n/a v dd : 2.5v to 6.25v i dd : 28 m a max at 32 khz, 2.5v i pd : 4.0 m a max at 2.5v, wdt dis freq: 200 khz max the shaded sections indicate oscillator selections which should work by design, but are not tested. it is recommended that the user select the device type from information in unshaded sections.
1998 microchip technology inc. preliminary ds30453b-page 147 pic16cr58a pic16c5x 17.1 dc characteristics: pic16cr58a-04, 10, 20 (commer cial ) pic16cr58a-04i, 10i, 20i (industrial) dc characteristics power supply pins standard operating conditions (unless otherwise speci?d) operating temperature 0 c t a +70 c (commercial) ?0 c t a +85 c (industrial) characteristic sym min typ (1) max units conditions supply voltage rc and xt options hs option v dd 3.0 4.5 6.25 5.5 v v ram data retention voltage (2) v dr 1.5* v device in sleep mode v dd start voltage to ensure power-on reset v por ? ss v see section 7.4 for details on power-on reset v dd rise rate to ensure power-on reset s vdd 0.05* v/ms see section 7.4 for details on power-on reset supply current (3) rc (4) and xt options hs option i dd 1.9 2.5 4.7 2.5 8.0 17 ma ma ma f osc = 4.0 mhz, v dd = 5.5v f osc = 10 mhz, v dd = 5.5v f osc = 20 mhz, v dd = 5.5v power-down current (5) commercial industrial i pd 4.0 0.25 4.0 0.25 12 4.0 14 5.0 m a m a m a m a v dd = 3.0v, wdt enabled v dd = 3.0v, wdt disabled v dd = 3.0v, wdt enabled v dd = 3.0v, wdt disabled * these parameters are characterized but not tested. note 1: data in the typical (?yp? column is based on characterization results at 25 c. this data is for design guidance only and is not tested. 2: this is the limit to which v dd can be lowered in sleep mode without losing ram data. 3: the supply current is mainly a function of the operating voltage and frequency. other factors such as bus loading, oscillator type, bus rate, internal code execution pattern, and temperature also have an impact on the current consumption. a) the test conditions for all i dd measurements in active operation mode are: osc1 = external square wave, from rail-to-rail; all i/o pins tristated, pulled to v ss , t0cki = v dd , mclr = v dd ; wdt enabled/disabled as speci?d. b) for standby current measurements, the conditions are the same, except that the device is in sleep mode. 4: does not include current through rext. the current through the resistor can be estimated by the formula: i r = v dd /2rext (ma) with rext in k w . 5: the power down current in sleep mode does not depend on the oscillator type. power down current is measured with the part in sleep mode, with all i/o pins in hi-impedance state and tied to v dd and v ss .
pic16c5x pic16cr58a ds30453b-page 148 preliminary 1998 microchip technology inc. 17.2 dc characteristics: pic16cr58a - 04 e , 10 e , 20 e (extended ) dc characteristics power supply pins standard operating conditions (unless otherwise speci?d) operating temperature ?0 c t a +125 c (extended) characteristic sym min typ (1) max units conditions supply voltage rc and xt options hs options v dd 3.25 4.5 6.0 5.5 v v ram data retention voltage (2) v dr 1.5* v device in sleep mode v dd start voltage to ensure power-on reset v por ? ss v see section 7.4 for details on power-on reset v dd rise rate to ensure power-on reset s vdd 0.05* v/ms see section 7.4 for details on power-on reset supply current (3) rc (4) and xt options hs option i dd 1.9 4.8 9.0 3.3 10 20 ma ma ma f osc = 4.0 mhz, v dd = 5.5v f osc = 10 mhz, v dd = 5.5v f osc = 20 mhz, v dd = 5.5v power-down current (5) i pd 5.0 0.8 22 18 m a m a v dd = 3.25v, wdt enabled v dd = 3.25v, wdt disabled * these parameters are characterized but not tested. note 1: data in the typical (?yp? column is based on characterization results at 25 c. this data is for design guidance only and is not tested. 2: this is the limit to which v dd can be lowered in sleep mode without losing ram data. 3: the supply current is mainly a function of the operating voltage and frequency. other factors such as bus loading, oscillator type, bus rate, internal code execution pattern, and temperature also have an impact on the current consumption. a) the test conditions for all i dd measurements in active operation mode are: osc1 = external square wave, from rail-to-rail; all i/o pins tristated, pulled to v ss , t0cki = v dd , mclr = v dd ; wdt enabled/disabled as speci?d. b) for standby current measurements, the conditions are the same, except that the device is in sleep mode. 4: does not include current through rext. the current through the resistor can be estimated by the formula: i r = v dd /2rext (ma) with rext in k w . 5: the power down current in sleep mode does not depend on the oscillator type. power down current is measured with the part in sleep mode, with all i/o pins in hi-impedance state and tied to v dd and v ss .
1998 microchip technology inc. preliminary ds30453b-page 149 pic16cr58a pic16c5x 17.3 dc characteristics: pic16lcr5 8a -04 (commer cial ) pic16 l cr5 8a - 04 i ( industrial) dc characteristics power supply pins standard operating conditions (unless otherwise speci?d) operating temperature 0 c t a +70 c (commercial) ?0 c t a +85 c (industrial) characteristic sym min typ (1) max units conditions supply voltage v dd 2.5 6.25 v lp option ram data retention voltage (2) v dr 1.5* v device in sleep mode v dd start voltage to ensure power-on reset v por ? ss v see section 7.4 for details on power-on reset v dd rise rate to ensure power-on reset s vdd 0.05* v/ms see section 7.4 for details on power-on reset supply current (3) commercial industrial i dd 12 15 28 37 m a m a f osc = 32 khz, v dd = 2.5v, wdt disabled f osc = 32 khz, v dd = 2.5v, wdt disabled power-down current (5) commercial industrial i pd 3.5 0.2 3.5 0.2 12 4.0 14 5.0 m a m a m a m a v dd = 2.5v, wdt enabled v dd = 2.5v, wdt disabled v dd = 2.5v, wdt enabled v dd = 2.5v, wdt disabled * these parameters are characterized but not tested. note 1: data in the typical (?yp? column is based on characterization results at 25 c. this data is for design guidance only and is not tested. 2: this is the limit to which v dd can be lowered in sleep mode without losing ram data. 3: the supply current is mainly a function of the operating voltage and frequency. other factors such as bus loading, oscillator type, bus rate, internal code execution pattern, and temperature also have an impact on the current consumption. a) the test conditions for all i dd measurements in active operation mode are: osc1 = external square wave, from rail-to-rail; all i/o pins tristated, pulled to v ss , t0cki = v dd , mclr = v dd ; wdt enabled/disabled as speci?d. b) for standby current measurements, the conditions are the same, except that the device is in sleep mode. 4: does not include current through rext. the current through the resistor can be estimated by the formula: i r = v dd /2rext (ma) with rext in k w . 5: the power down current in sleep mode does not depend on the oscillator type. power down current is measured with the part in sleep mode, with all i/o pins in hi-impedance state and tied to v dd and v ss .
pic16c5x pic16cr58a ds30453b-page 150 preliminary 1998 microchip technology inc. 17.4 d c characteristics: pic16cr5 8a - 04, 10, 20, pic16lcr5 8a -04 ( commer cial) pic16cr5 8a - 04 i , 10 i , 20 i , pic16lcr5 8a - 04 i ( industrial) dc characteristics all pins except power supply pins standard operating conditions (unless otherwise speci?d) operating temperature 0 c t a +70 c (commercial) ?0 c t a +85 c (industrial) operating voltage v dd range is described in section 17.1 and section 17.3. characteristic sym min typ (1) max units conditions input low voltage i/o ports mclr (schmitt trigger) t0cki (schmitt trigger) osc1 (schmitt trigger) osc1 v il v ss v ss v ss v ss v ss 0.2 v dd 0.15 v dd 0.15 v dd 0.15 v dd 0.3 v dd v v v v v pin at hi-impedance rc option only (4) xt, hs and lp options input high voltage i/o ports mclr (schmitt trigger) t0cki (schmitt trigger) osc1 (schmitt trigger) osc1 v ih 0.45 v dd 2.0 0.36 v dd 0.85 v dd 0.85 v dd 0.85 v dd 0.7 v dd v dd v dd v dd v dd v dd v dd v dd v v v v v v v for all v dd (5) 4.0v < v dd 5.5v (5) v dd > 5.5v rc option only (4) xt, hs and lp options hysteresis of schmitt trigger inputs v hys 0.15v dd * v input leakage current (3) i/o ports mclr t0cki osc1 i il ?.0 ?.0 ?.0 ?.0 0.5 0.5 0.5 +1.0 +5.0 +3.0 +3.0 m a m a m a m a m a for v dd 5.5v v ss v pin v dd , pin at hi-impedance v pin = v ss + 0.25v (2) v pin = v dd (2) v ss v pin v dd v ss v pin v dd , xt, hs and lp options output low voltage i/o ports osc2/clkout v ol 0.6 0.6 v v i ol = 8.7 ma, v dd = 4.5v i ol = 1.6 ma, v dd = 4.5v, rc option only output high voltage (3) i/o ports osc2/clkout v oh v dd ?.7 v dd ?.7 v v i oh = ?.4 ma, v dd = 4.5v i oh = ?.0 ma, v dd = 4.5v, rc option only * these parameters are characterized but not tested. note 1: data in the typical (?yp? column is based on characterization results at 25 c. this data is for design guidance only and is not tested. 2: the leakage current on the mclr /v pp pin is strongly dependent on the applied voltage level. the speci?d levels represent normal operating conditions. higher leakage current may be measured at different input voltage. 3: negative current is de?ed as coming out of the pin. 4: for the rc option, the osc1/clkin pin is a schmitt trigger input. it is not recommended that the pic16c5x be driven with external clock in rc mode. 5: the user may use the better of the two speci?ations.
1998 microchip technology inc. preliminary ds30453b-page 151 pic16cr58a pic16c5x 17.5 dc characteristics: p ic16cr5 8a - 04 e , 10 e , 20 e ( extended) dc characteristics all pins except power supply pins standard operating conditions (unless otherwise speci?d) operating temperature ?0 c t a +125 c (extended) operating voltage v dd range is described in section 17.2. characteristic sym min typ (1) max units conditions input low voltage i/o ports mclr (schmitt trigger) t0cki (schmitt trigger) osc1 (schmitt trigger) osc1 v il v ss v ss v ss v ss v ss 0.2 v dd 0.15 v dd 0.15 v dd 0.15 v dd 0.3 v dd v v v v v pin at hi-impedance rc option only (4) xt, hs and lp options input high voltage i/o ports mclr (schmitt trigger) t0cki (schmitt trigger) osc1 (schmitt trigger) osc1 v ih 0.45 v dd 2.0 0.36 v dd 0.85 v dd 0.85 v dd 0.85 v dd 0.7 v dd v dd v dd v dd v dd v dd v dd v dd v v v v v v v for all v dd (5) 4.0v < v dd 5.5v (5) v dd > 5.5v rc option only (4) xt, hs and lp options hysteresis of schmitt trigger inputs v hys 0.15v dd * v input leakage current (3) i/o ports mclr t0cki osc1 i il ?.0 ?.0 ?.0 ?.0 0.5 0.5 0.5 +1.0 +5.0 +3.0 +3.0 m a m a m a m a m a for v dd 5.5v v ss v pin v dd , pin at hi-impedance v pin = v ss + 0.25v (2) v pin = v dd (2) v ss v pin v dd v ss v pin v dd , xt, hs and lp options output low voltage i/o ports osc2/clkout v ol 0.6 0.6 v v i ol = 8.7 ma, v dd = 4.5v i ol = 1.6 ma, v dd = 4.5v, rc option only output high voltage (3) i/o ports osc2/clkout v oh v dd ?.7 v dd ?.7 v v i oh = ?.4 ma, v dd = 4.5v i oh = ?.0 ma, v dd = 4.5v, rc option only * these parameters are characterized but not tested. note 1: data in the typical (?yp? column is based on characterization results at 25 c. this data is for design guidance only and is not tested. 2: the leakage current on the mclr /v pp pin is strongly dependent on the applied voltage level. the speci?d levels represent normal operating conditions. higher leakage current may be measured at different input voltage. 3: negative current is de?ed as coming out of the pin. 4: for the rc option, the osc1/clkin pin is a schmitt trigger input. it is not recommended that the pic16c5x be driven with external clock in rc mode. 5: the user may use the better of the two speci?ations.
pic16c5x pic16cr58a ds30453b-page 152 preliminary 1998 microchip technology inc. 17.6 timing p arameter symbology and load conditions the timing parameter symbols have been created following one of the following formats: 1. tpps2pps 2. tpps t f frequency t time lowercase subscripts (pp) and their meanings: pp 2 to mc mclr ck clkout osc oscillator cy cycle time os osc1 drt device reset timer t0 t0cki io i/o port wdt watchdog timer uppercase letters and their meanings: s f fall p period h high r rise i invalid (hi-impedance) v valid l low z hi-impedance figure 17-1: load conditions - pic16cr58a c l v ss pin c l = 50 pf for all pins except osc2 15 pf for osc2 in xt, hs or lp options when external clock is used to drive osc1
1998 microchip technology inc. preliminary ds30453b-page 153 pic16cr58a pic16c5x 17.7 timing dia grams and speci cation s figure 17-2: external clock timing - pic16cr58a table 17-2: external clock timing requirements - pic16cr58a ac characteristics standard operating conditions (unless otherwise speci?d) operating temperature 0 c t a +70 c (commercial) ?0 c t a +85 c (industrial) ?0 c t a +125 c (extended) operating voltage v dd range is described in section 17.1, section 17.2 and section 17.3. parameter no. sym characteristic min typ (1) max units conditions f osc external clkin frequency (2) dc 4.0 mhz xt osc mode dc 4.0 mhz hs osc mode (04) dc 10 mhz hs osc mode (10) dc 20 mhz hs osc mode (20) dc 200 khz lp osc mode oscillator frequency (2) dc 4.0 mhz rc osc mode 0.1 4.0 mhz xt osc mode 4.0 4.0 mhz hs osc mode (04) 4.0 10 mhz hs osc mode (10) 4.0 20 mhz hs osc mode (20) 5.0 200 khz lp osc mode * these parameters are characterized but not tested. note 1: data in the typical (?yp? column is at 5.0v, 25 c unless otherwise stated. these parameters are for design guidance only and are not tested. 2: all speci?d values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. exceeding these speci?d limits may result in an unstable oscillator operation and/or higher than expected current consumption. when an external clock input is used, the ?ax cycle time limit is ?c (no clock) for all devices. 3: instruction cycle period (t cy ) equals four times the input oscillator time base period. osc1 clkout q4 q1 q2 q3 q4 q1 133 44 2
pic16c5x pic16cr58a ds30453b-page 154 preliminary 1998 microchip technology inc. 1t osc external clkin period (2) 250 ns xt osc mode 250 ns hs osc mode (04) 100 ns hs osc mode (10) 50 ns hs osc mode (20) 5.0 m s lp osc mode oscillator period (2) 250 ns rc osc mode 250 10,000 ns xt osc mode 250 250 ns hs osc mode (04) 100 250 ns hs osc mode (10) 50 250 ns hs osc mode (20) 5.0 200 m s lp osc mode 2t cy instruction cycle time (3) 4/f osc 3 tosl, tosh clock in (osc1) low or high time 85* ns xt oscillator 20* ns hs oscillator 2.0* m s lp oscillator 4 tosr, tosf clock in (osc1) rise or fall time 25* ns xt oscillator 25* ns hs oscillator 50* ns lp oscillator table 17-2: external clock timing requirements - pic16cr58a (con?) ac characteristics standard operating conditions (unless otherwise speci?d) operating temperature 0 c t a +70 c (commercial) ?0 c t a +85 c (industrial) ?0 c t a +125 c (extended) operating voltage v dd range is described in section 17.1, section 17.2 and section 17.3. parameter no. sym characteristic min typ (1) max units conditions * these parameters are characterized but not tested. note 1: data in the typical (?yp? column is at 5.0v, 25 c unless otherwise stated. these parameters are for design guidance only and are not tested. 2: all speci?d values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. exceeding these speci?d limits may result in an unstable oscillator operation and/or higher than expected current consumption. when an external clock input is used, the ?ax cycle time limit is ?c (no clock) for all devices. 3: instruction cycle period (t cy ) equals four times the input oscillator time base period.
1998 microchip technology inc. preliminary ds30453b-page 155 pic16cr58a pic16c5x figure 17-3: clkout and i/o timing - pic16cr58a table 17-3: clkout and i/o timing requirements - pic16cr58a ac characteristics standard operating conditions (unless otherwise speci?d) operating temperature 0 c t a +70 c (commercial) ?0 c t a +85 c (industrial) ?0 c t a +125 c (extended) operating voltage v dd range is described in section 17.1, section 17.2 and section 17.3. parameter no. sym characteristic min typ (1) max units 10 tosh2ckl osc1 - to clkout (2) 15 30** ns 11 tosh2ckh osc1 - to clkout - (2) 15 30** ns 12 tckr clkout rise time (2) 5.0 15** ns 13 tckf clkout fall time (2) 5.0 15** ns 14 tckl2iov clkout to port out valid (2) 40** ns 15 tiov2ckh port in valid before clkout - (2) 0.25 t cy + 30* ns 16 tckh2ioi port in hold after clkout - (2) 0* ns 17 tosh2iov osc1 - (q1 cycle) to port out valid (3) 100* ns 18 tosh2ioi osc1 - (q2 cycle) to port input invalid (i/o in hold time) tbd ns 19 tiov2osh port input valid to osc1 - (i/o in setup time) tbd ns 20 tior port output rise time (3) 10 25** ns 21 tiof port output fall time (3) 10 25** ns * these parameters are characterized but not tested. ** these parameters are design targets and are not tested. no characterization data available at this time. note 1: data in the typical (?yp? column is at 5.0v, 25 c unless otherwise stated. these parameters are for design guidance only and are not tested. 2: measurements are taken in rc mode where clkout output is 4 x t osc . 3: see figure 17-1 for loading conditions. osc1 clkout i/o pin (input) i/o pin (output) q4 q1 q2 q3 10 14 17 20, 21 18 15 11 16 old value new value note: refer to figure 17-1 for load conditions. 19 12 13
pic16c5x pic16cr58a ds30453b-page 156 preliminary 1998 microchip technology inc. figure 17-4: reset, watchdog timer, and device reset timer timing - pic16cr58a table 17-4: reset, watchdog timer, and device reset timer - pic16cr58a ac characteristics standard operating conditions (unless otherwise speci?d) operating temperature 0 c t a +70 c (commercial) ?0 c t a +85 c (industrial) ?0 c t a +125 c (extended) operating voltage v dd range is described in section 17.1, section 17.2 and section 17.3. parameter no. sym characteristic min typ (1) max units conditions 30 tmcl mclr pulse width (low) 1.0* m sv dd = 5.0v 31 twdt watchdog timer time-out period (no prescaler) 9.0* 18* 30* ms v dd = 5.0v (commercial) 32 t drt device reset timer period 9.0* 18* 30* ms v dd = 5.0v (commercial) 34 tio z i/o hi-impedance from mclr low 1.0* m s * these parameters are characterized but not tested. note 1: data in the typical (?yp? column is at 5.0v, 25 c unless otherwise stated. these parameters are for design guidance only and are not tested. v dd mclr internal por drt time-out internal reset watchdog timer reset 32 31 34 i/o pin 32 32 34 (note 1) note 1: i/o pins must be taken out of hi-impedance mode by enabling the output drivers in software. 30
1998 microchip technology inc. preliminary ds30453b-page 157 pic16cr58a pic16c5x figure 17-5: timer0 clock timings - pic16cr58a table 17-5: timer0 clock requirements - pic16cr58a ac characteristics standard operating conditions (unless otherwise speci?d) operating temperature 0 c t a +70 c (commercial) ?0 c t a +85 c (industrial) ?0 c t a +125 c (extended) operating voltage v dd range is described in section 17.1, section 17.2 and section 17.3. parameter no. sym characteristic min typ (1) max units conditions 40 tt0h t0cki high pulse width - no prescaler 0.5 t cy + 20* ns - with prescaler 10* ns 41 tt0l t0cki low pulse width - no prescaler 0.5 t cy + 20* ns - with prescaler 10* ns 42 tt0p t0cki period 20 or t cy + 40 * n ns whichever is greater. n = prescale value (1, 2, 4,..., 256) * these parameters are characterized but not tested. note 1: data in the typical (?yp? column is at 5.0v, 25 c unless otherwise stated. these parameters are for design guidance only and are not tested. t0cki 40 41 42
pic16c5x pic16cr58a ds30453b-page 158 preliminary 1998 microchip technology inc. notes:
1998 microchip technology inc. preliminary ds30453b-page 159 pic16c54a/cr57b/c58a/cr58a pic16c5x 18.0 dc and ac characteristics - pic16c54a/cr57b/c58a/cr58a the graphs and tables provided in this section are for design guidance and are not tested. in some graphs or tables the data presented are outside speci?d operating range (e.g., outside speci?d v dd range). this is for information only and devices will operate properly only within the speci?d range. the data presented in this section is a statistical summary of data collected on units from different lots over a period of time. ?ypical represents the mean of the distribution while ?ax or ?in represents (mean + 3 s ) and (mean ?3 s ) respectively, where s is standard deviation. figure 18-1: typical rc oscillator frequency vs. temperature table 18-1: rc oscillator frequencies cext rext average fosc @ 5 v, 25 c 20 pf 3.3 k 4.973 mhz 27% 5 k 3.82 mhz 21% 10 k 2.22 mhz 21% 100 k 262.15 khz 31% 100 pf 3.3 k 1.63 mhz 13% 5 k 1.19 mhz 13% 10 k 684.64 khz 18% 100 k 71.56 khz 25% 300 pf 3.3 k 660 khz 10% 5.0 k 484.1 khz 14% 10 k 267.63 khz 15% 160 k 29.44 khz 19% the frequencies are measured on dip packages. the percentage variation indicated here is part-to-part variation due to normal process distribution. the variation indicated is 3 standard deviation from average value for v dd = 5 v. f osc f osc (25 c) 1.10 1.08 1.06 1.04 1.02 1.00 0.98 0.96 0.94 0.92 0.90 010 20253040506070 t( c) frequency normalized to +25 c v dd = 5.5 v v dd = 3.5 v rext 3 10 k w cext = 100 pf 0.88
pic16c5x pic16c54a/cr57b/c58a/cr58a ds30453b-page 160 preliminary 1998 microchip technology inc. figure 18-2: typical rc oscillator frequency vs. v dd , c ext = 20 p f figure 18-3: typical rc oscillator frequency vs. v dd , c ext = 100 p f 0.00 1.00 2.00 3.00 4.00 5.00 6.00 2.5 3 3.5 4 4.5 5 5.5 6 vdd(volts) fosc(mhz) r=3.3k r=5.0k r=10k r=100k cext=20pf, t=25c 0.00 0.20 0.40 0.60 0.80 1.00 1.20 1.40 1.60 1.80 2.5 3 3.5 4 4.5 5 5.5 6 vdd(volts) fosc(mhz) r=3.3k r=5.0k r=10k r=100k cext=100pf, t=25c
1998 microchip technology inc. preliminary ds30453b-page 161 pic16c54a/cr57b/c58a/cr58a pic16c5x figure 18-4: typical rc oscillator frequency vs. v dd , c ext = 300 p f figure 18-5: typical i pd vs. v dd , watchdog disabled (25 c) 0.00 100.00 200.00 300.00 400.00 500.00 600.00 700.00 2.5 3 3.5 4 4.5 5 5.5 6 vdd(volts) fosc(khz) r=3.3k r=5.0k r=10k r=100k cext=300pf, t=25c 0 0.5 1 1.5 2 2.5 2.5 3 3.5 4 4.5 5 5.5 6 vdd(volts) ipd(na) ipd( m a)
pic16c5x pic16c54a/cr57b/c58a/cr58a ds30453b-page 162 preliminary 1998 microchip technology inc. figure 18-6: typical i pd vs. v dd , watchdog enabled (25 c) figure 18-7: v th (input threshold voltage) of i/o pins vs. v dd 0.00 5.00 10.00 15.00 20.00 25.00 2.5 3 3.5 4 4.5 5 5.5 6 vdd(volts) ipd(ua) 2.00 1.80 1.60 1.40 1.20 1.00 2.5 3.0 3.5 4.0 4.5 5.0 v dd (volts) min (?0 c to +85 c) 0.80 0.60 5.5 6.0 max (?0 c to +85 c) typ (+25 c) v th (volts)
1998 microchip technology inc. preliminary ds30453b-page 163 pic16c54a/cr57b/c58a/cr58a pic16c5x figure 18-8: v ih , v il of mclr , t0cki and osc1 (in rc mode) vs. v dd figure 18-9: v th (input threshold voltage) of osc1 input (in xt, hs, and lp modes) vs. v dd 3.5 3.0 2.5 2.0 1.5 1.0 2.5 3.0 3.5 4.0 4.5 5.0 v dd (volts) 0.5 0.0 5.5 6.0 v ih , v il (volts) 4.0 4.5 v ih min (?0 c to +85 c) v ih max (?0 c to +85 c) v ih typ +25 c v il min (?0 c to +85 c) v il max (?0 c to +85 c) v ih typ +25 c note: these input pins have schmitt trigger input buffers. 2.4 2.2 2.0 1.8 1.6 1.4 2.5 3.0 3.5 4.0 4.5 5.0 v dd (volts) 1.2 1.0 5.5 6.0 typ (+25 c) v th (volts) 2.6 2.8 3.0 3.2 3.4 max (?0 c to +85 c) min (?0 c to +85 c)
pic16c5x pic16c54a/cr57b/c58a/cr58a ds30453b-page 164 preliminary 1998 microchip technology inc. figure 18-10: typical i dd vs. frequency (wdt dis, rc mode @ 20 p f, 25 c) figure 18-11: maximum i dd vs. frequency (wdt dis, rc mode @ 20 p f, ?0 c to +85 c) (@p) 10 100 1000 10000 100000 1000000 10000000 freq(hz) idd(ua) 2.5v 3.0v 3.5v 4.0v 4.5v 5.0v 5.5v 6.0v (@p) 10 100 1000 10000 100000 1000000 10000000 freq(hz) idd(ua) 2.5v 3.0v ` 5.0v 5.5v 6.0v 3.5v 4 .0v 4 .5v
1998 microchip technology inc. preliminary ds30453b-page 165 pic16c54a/cr57b/c58a/cr58a pic16c5x figure 18-12: typical i dd vs. frequency (wdt dis, rc mode @ 100 p f, 25 c) figure 18-13: maximum i dd vs. frequency (wdt dis, rc mode @ 100 p f, ?0 c to +85 c) (@p) 10 100 1000 10000 10000 100000 1000000 10000000 freq(hz) idd(ua) 2.5v 3.0v 3.5v 4.0v 4.5v 5.0v 5.5v 6.0v 10 100 1000 10000 10000 100000 1000000 10000000 freq(hz) idd(ua) 2.5v 3.0v 3.5v 4.0v 4.5v 5.0v 5.5v 6.0v
pic16c5x pic16c54a/cr57b/c58a/cr58a ds30453b-page 166 preliminary 1998 microchip technology inc. figure 18-14: typical i dd vs. frequency (wdt dis, rc mode @ 300 p f, 25 c) figure 18-15: maximum i dd vs. frequency (wdt dis, rc mode @ 300 p f, ?0 c to +85 c) (@p) 10 100 1000 10000 10000 100000 1000000 freq(hz) idd(ua) 2.5v 3.0v 3.5v 4.0v 4.5v 5.0v 5.5v 6.0v 10 100 1000 10000 10000 100000 1000000 freq(hz) idd(ua) 2.5v 3.0v 3.5v 4.0v 4.5v 5.0v 5.5v 6.0v
1998 microchip technology inc. preliminary ds30453b-page 167 pic16c54a/cr57b/c58a/cr58a pic16c5x figure 18-16: wdt timer time-out period vs. v dd 50 45 40 35 30 25 20 15 10 5 234567 v dd (volts) wdt period (ms) max +85 c max +70 c typ +25 c min 0 c min ?0 c table 18-2: input capacitance for pic16c54a/c58a pin typical capacitance (pf) 18l pdip 18l soic ra port 5.0 4.3 rb port 5.0 4.3 mclr 17.0 17.0 osc1 4.0 3.5 osc2/clkout 4.3 3.5 t0cki 3.2 2.8 all capacitance values are typical at 25 c. a part-to-part variation of 25% (three standard deviations) should be taken into account.
pic16c5x pic16c54a/cr57b/c58a/cr58a ds30453b-page 168 preliminary 1998 microchip technology inc. figure 18-17: transconductance (gm) of hs oscillator vs. v dd 9000 8000 7000 6000 5000 4000 3000 2000 100 0 234567 v dd (volts) gm ( m a/v) min +85 c max ?0 c typ +25 c figure 18-18: transconductance (gm) of lp oscillator vs. v dd figure 18-19: transconductance (gm) of xt oscillator vs. v dd 45 40 35 30 25 20 15 10 5 0 234567 v dd (volts) gm ( m a/v) min +85 c max ?0 c typ +25 c 2500 2000 1500 1000 500 0 234567 v dd (volts) gm ( m a/v) min +85 c max ?0 c typ +25 c
1998 microchip technology inc. preliminary ds30453b-page 169 pic16c54a/cr57b/c58a/cr58a pic16c5x figure 18-20: i oh vs. v oh , v dd = 3 v figure 18-21: i oh vs. v oh , v dd = 5 v 0 ? ?0 ?5 ?0 ?5 0 0.5 1.0 1.5 2.0 2.5 v oh (volts) i oh (ma) min +85 c 3.0 typ +25 c max ?0 c 0 ?0 ?0 ?0 ?0 1.5 2.0 2.5 3.0 3.5 4.0 v oh (volts) i oh (ma) min +85 c max ?0 c 4.5 5.0 typ +25 c figure 18-22: i ol vs. v ol , v dd = 3 v figure 18-23: i ol vs. v ol , v dd = 5 v 45 40 35 30 25 20 15 10 5 0 0.0 0.5 1.0 1.5 2.0 2.5 v ol (volts) i ol (ma) min +85 c max ?0 c typ +25 c 3.0 90 80 70 60 50 40 30 20 10 0 0.0 0.5 1.0 1.5 2.0 2.5 v ol (volts) i ol (ma) min +85 c max ?0 c typ +25 c 3.0
pic16c5x pic16c54a/cr57b/c58a/cr58a ds30453b-page 170 preliminary 1998 microchip technology inc. notes:
1998 microchip technology inc. preliminary ds30453b-page 171 pic16c54b/c54c/cr54b/cr54c/c55a/c56a/cr56a/c57c/cr57c/c58b/cr58b 19.0 electrical characteristics - pic16c54b/c54c/cr54b/cr54c/c55a/c56a/cr56a/c57c/cr57c/c58b/cr 58b absolute maximum ratings ? ambient temperature under bias................................................................................................. ........... ?5 c to +125 c storage temperature ............................................................................................................ ................. ?5 c to +150 c voltage on v dd with respect to v ss ..................................................................................................................0 to +7.5v voltage on mclr with respect to v ss ................................................................................................................0 to +14v voltage on all other pins with respect to v ss ................................................................................. ?.6v to (v dd + 0.6v) total power dissipation (1) ............................................................................................................................... ......800 mw max. current out of v ss pin........................................................................................................................... .........150 ma max. current into v dd pin ........................................................................................................................... ...........100 ma max. current into an input pin (t0cki only) ...................................................................................................................... 500 m a input clamp current, i ik (v i < 0 or v i > v dd ) .................................................................................................................... 20 ma output clamp current, i ok (v o < 0 or v o > v dd ) .............................................................................................................. 20 ma max. output current sunk by any i/o pin........................................................................................ ..........................25 ma max. output current sourced by any i/o pin ..................................................................................... .......................20 ma max. output current sourced by a single i/o port a ............................................................................ ....................50 ma max. output current sourced by a single i/o port b ............................................................................ ....................50 ma max. output current sunk by a single i/oport a................................................................................. ......................50 ma max. output current sunk by a single i/o port b ............................................................................... ......................50 ma note 1: power dissipation is calculated as follows: pdis = v dd x {i dd - ? i oh } + ? {(v dd -v oh ) x i oh } + ? (v ol x i ol ) ? notice: stresses above those listed under "maximum ratings" may cause permanent damage to the device. this is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this speci?ation is not implied. exposure to maximum rating conditions for extended periods may affect device reliability.
pic16c5x ds30453b-page 172 preliminary 1998 microchip technology inc. table 19-1: cross reference of device specs for oscillator configurations and frequencies of operation (commercial devices) osc pic16c5x-04 pic16c5x-20 pic16c5x/jw rc v dd : 3.0v to 5.5v i dd : 2.4 ma max. at 5.5v i pd : 4.0 m a max. at 3.0v wdt dis freq: 4 mhz max. v dd : 3.0v to 5.5v i dd : 1.7 ma typ. at 5.5v i pd : 0.25 m a typ. at 3.0v wdt dis freq: 4.0 mhz max. v dd : 3.0v to 5.5v i dd : 2.4 ma max. at 5.5v i pd : 4.0 m a max. at 3.0v wdt dis freq: 4.0 mhz max. xt v dd : 3.0v to 5.5v i dd 2.4 ma max. at 5.5v i pd : 4.0 m a max. at 3.0v wdt dis freq: 4 mhz max. v dd : 3.0v to 5.5v i dd : 1.7 ma typ. at 5.5v i pd : 0.25 m a typ. at 3.0v wdt dis freq: 4.0 mhz max. v dd : 3.0v to 5.5v i dd 2.4 ma max. at 5.5v i pd : 4.0 m a max. at 3.0v wdt dis freq: 4.0 mhz max. hs n/a v dd : 4.5v to 5.5v i dd : 16 ma max. at 5.5v i pd : 4.0 m a max. at 3.0v wdt dis freq: 20 mhz max. v dd : 4.5v to 5.5v i dd : 16 ma max. at 5.5v i pd : 4.0 m a max. at 3.0v wdt dis freq: 20 mhz max. lp v dd : 3.0v to 5.5v i dd : 14 m a typ. at 32khz, 3.0v i pd : 0.25 m a typ. at 3.0v wdt dis freq: 200 khz max. n/a v dd : 3.0v to 5.5v i dd : 32 m a max. at 32khz, 3.0v wdt dis i pd : 4.0 m a max. at 3.0v wdt dis freq: 200 khz max. the shaded sections indicate oscillator selections which should work by design, but are not tested. it is recommended that the user select the device type from information in unshaded sections.
1998 microchip technology inc. preliminary ds30453b-page 173 pic16c54b/c54c/cr54b/cr54c/c55a/c56a/cr56a/c57c/cr57c/c58b/cr58b 19.1 dc characteristics: pic16c54b/c54c/c55a/c56a/c57c/c58b-04, 20 (commer cial) pic16cr54b/cr54c/cr56a/cr57c/cr58b-04, 20 (commer cial) pic16c54b/c54c/c55a/c56a/c57c/c58b-04i, 20i (industrial) pic16cr54b/cr/54c/cr56a/cr57c/cr58b -04i, 20i (industrial) dc characteristics power supply pins standard operating conditions (unless otherwise speci?d) operating temperature 0 c t a +70 c (commercial) ?0 c t a +85 c (industrial) characteristic sym min typ (1) max units conditions supply voltage xt, rc and lp options hs option v dd 3.0 4.5 5.5 5.5 v v ram data retention voltage (2) v dr 1.5* v device in sleep mode v dd start voltage to ensure power-on reset v por ? ss v see section 7.4 for details on power-on reset v dd rise rate to ensure power-on reset s vdd 0.05* v/ms see section 7.4 for details on power-on reset supply current (3) xt and rc (4) options hs option lp option, commercial lp option, industrial i dd 1.8 4.5 14 17 2.4 16 32 40 ma ma m a m a f osc = 4.0 mhz, v dd = 5.5v f osc = 20 mhz, v dd = 5.5v f osc = 32 khz, v dd = 3.0v, wdt disabled f osc = 32 khz, v dd = 3.0v, wdt disabled power down current (5) commercial industrial i pd 4.0 0.25 4.0 0.25 12 4.0 14 5.0 m a m a m a m a v dd = 3.0v, wdt enabled v dd = 3.0v, wdt disabled v dd = 3.0v, wdt enabled v dd = 3.0v, wdt disabled * these parameters are characterized but not tested. note 1: data in the typical (?yp? column is based on characterization results at 25 c. this data is for design guidance only and is not tested. 2: this is the limit to which v dd can be lowered in sleep mode without losing ram data. 3: the supply current is mainly a function of the operating voltage and frequency. other factors such as bus loading, oscillator type, bus rate, internal code execution pattern, and temperature also have an impact on the current consumption. a) the test conditions for all i dd measurements in active operation mode are: osc1 = external square wave, from rail-to-rail; all i/o pins tristated, pulled to v ss , t0cki = v dd , mclr = v dd ; wdt enabled/disabled as speci?d. b) for standby current measurements, the conditions are the same, except that the device is in sleep mode. 4: does not include current through rext. the current through the resistor can be estimated by the formula: i r = v dd /2rext (ma) with rext in k w . 5: the power down current in sleep mode does not depend on the oscillator type. power down current is measured with the part in sleep mode, with all i/o pins in hi-impedance state and tied to v dd and v ss .
pic16c5x ds30453b-page 174 preliminary 1998 microchip technology inc. 19.2 dc characteristics: pic16c54b/c54c/c55a/c56a/c57c/c58b-04e, 20e (extended) pic16cr54b/cr54c/cr56a/cr57c/cr58b -04e, 20e (extended) dc characteristics power supply pins standard operating conditions (unless otherwise speci?d) operating temperature ?0 c t a +125 c (extended) characteristic sym min typ (1) max units conditions supply voltage xt and rc options hs option v dd 3.0 4.5 5.5 5.5 v v ram data retention voltage (2) v dr 1.5* v device in sleep mode v dd start voltage to ensure power-on reset v por ? ss v see section 7.4 for details on power-on reset v dd rise rate to ensure power-on reset s vdd 0.05* v/ms see section 7.4 for details on power-on reset supply current (3) xt and rc (4) options hs option i dd 1.8 9.0 3.3 20 ma ma f osc = 4.0 mhz, v dd = 5.5v f osc = 20 mhz, v dd = 5.5v power down current (5) i pd 0.3 4.5 18 22 m a m a v dd = 3.5v, wdt disabled v dd = 3.5v, wdt enabled * these parameters are characterized but not tested. note 1: data in the typical (?yp? column is based on characterization results at 25 c. this data is for design guidance only and is not tested. 2: this is the limit to which v dd can be lowered in sleep mode without losing ram data. 3: the supply current is mainly a function of the operating voltage and frequency. other factors such as bus loading, oscillator type, bus rate, internal code execution pattern, and temperature also have an impact on the current consumption. a) the test conditions for all i dd measurements in active operation mode are: osc1 = external square wave, from rail-to-rail; all i/o pins tristated, pulled to v ss , t0cki = v dd , mclr = v dd ; wdt enabled/disabled as speci?d. b) for standby current measurements, the conditions are the same, except that the device is in sleep mode. 4: does not include current through rext. the current through the resistor can be estimated by the formula: i r = v dd /2rext (ma) with rext in k w . 5: the power down current in sleep mode does not depend on the oscillator type. power down current is measured with the part in sleep mode, with all i/o pins in hi-impedance state and tied to v dd and v ss .
1998 microchip technology inc. preliminary ds30453b-page 175 pic16c54b/c54c/cr54b/cr54c/c55a/c56a/cr56a/c57c/cr57c/c58b/cr58b 19.3 dc characteristics: pic16lc5x-04, pic16lcr5x-04 (commer cial) pic16lc5x-04i, pic16lcr5x-04i (industrial) dc characteristics power supply pins standard operating conditions (unless otherwise speci?d) operating temperature 0 c t a +70 c (commercial) ?0 c t a +85 c (industrial) characteristic sym min typ (1) max units conditions supply voltage xt and rc options lp options v dd 3.0 2.5 5.5 5.5 v v ram data retention voltage (2) v dr 1.5* v device in sleep mode v dd start voltage to ensure power-on reset v por ? ss v see section 7.4 for details on power-on reset v dd rise rate to ensure power-on reset s vdd 0.05* v/ms see section 7.4 for details on power-on reset supply current (3) xt and rc (4) options lp option, commercial lp option, industrial i dd 0.5 11 14 2.4 27 35 ma m a m a f osc = 4.0 mhz, v dd = 5.5v f osc = 32 khz, v dd = 2.5v wdt disabled f osc = 32 khz, v dd = 2.5v wdt disabled power down current (5) commercial industrial i pd 2.5 0.25 2.5 0.25 10 2.0 12 3.0 m a m a m a m a v dd = 2.5v, wdt enabled v dd = 2.5v, wdt disabled v dd = 2.5v, wdt enabled v dd = 2.5v, wdt disabled * these parameters are characterized but not tested. note 1: data in the typical (?yp? column is based on characterization results at 25 c. this data is for design guidance only and is not tested. 2: this is the limit to which v dd can be lowered in sleep mode without losing ram data. 3: the supply current is mainly a function of the operating voltage and frequency. other factors such as bus loading, oscillator type, bus rate, internal code execution pattern, and temperature also have an impact on the current consumption. a) the test conditions for all i dd measurements in active operation mode are: osc1 = external square wave, from rail-to-rail; all i/o pins tristated, pulled to v ss , t0cki = v dd , mclr = v dd ; wdt enabled/disabled as speci?d. b) for standby current measurements, the conditions are the same, except that the device is in sleep mode. 4: does not include current through rext. the current through the resistor can be estimated by the formula: i r = v dd /2rext (ma) with rext in k w . 5: the power down current in sleep mode does not depend on the oscillator type. power down current is measured with the part in sleep mode, with all i/o pins in hi-impedance state and tied to v dd and v ss .
pic16c5x ds30453b-page 176 preliminary 1998 microchip technology inc. 19.4 dc characteristics: pic16c54b/c54c/c55a/c56a/c57c/c58b-04, 20, pic16lcr5x-04 (commer cial) pic16cr54b/cr54c/cr56a/cr57c/cr58b-04, 20 (commer cial) pic16cr5x-04i, 20i (commer cial) pic16c54b/c54c/c55a/c56a/c57c/c58b-04i, 20i, pic16lc5x-04i (industrial) pic16c54b/c54c/c55a/c56a/c57c/c58b-04e, 20e (extended) dc characteristics all pins except power supply pins standard operating conditions (unless otherwise speci?d) operating temperature 0 c t a +70 c (commercial) ?0 c t a +85 c (industrial) ?0 c t a +125 c (extended) operating voltage v dd range is described in section 19.1, section 19.2 and section 19.3. characteristic sym min typ (1) max units conditions input low voltage i/o ports i/o ports mclr (schmitt trigger) t0cki (schmitt trigger) osc1 (schmitt trigger) osc1 v il v ss v ss v ss v ss v ss 0.8 v dd 0.15 v dd 0.15 v dd 0.15 v dd 0.15 v dd 0.3 v dd v v v v v 4.5v 1998 microchip technology inc. preliminary ds30453b-page 177 pic16c54b/c54c/cr54b/cr54c/c55a/c56a/cr56a/c57c/cr57c/c58b/cr58b 19.5 timing p arameter symbology and load conditions the timing parameter symbols have been created following one of the following formats: 1. tpps2pps 2. tpps t f frequency t time lowercase subscripts (pp) and their meanings: pp 2 to mc mclr ck clkout osc oscillator cy cycle time os osc1 drt device reset timer t0 t0cki io i/o port wdt watchdog timer uppercase letters and their meanings: s f fall p period h high r rise i invalid (hi-impedance) v valid l low z hi-impedance figure 19-1: load conditions - pic16c54b/c54c/cr54b/cr54c/c55a/c56a/cr56a/c57c/cr57c/c58b/cr58b, pic16cr5x c l v ss pin c l = 50 pf for all pins except osc2 15 pf for osc2 in xt, hs or lp options when external clock is used to drive osc1
pic16c5x ds30453b-page 178 preliminary 1998 microchip technology inc. 19.6 timing dia grams and speci cations figure 19-2: external clock timing - pic16c5x, pic16cr5x table 19-2: external clock timing requirements - pic16c5x, pic16cr5x ac characteristics standard operating conditions (unless otherwise speci?d) operating temperature 0 c t a +70 c (commercial) ?0 c t a +85 c (industrial) ?0 c t a +125 c (extended) operating voltage v dd range is described in section 19.1, section 19.2 and section 19.3. parameter no. sym characteristic min typ (1) max units conditions f osc external clkin frequency (2) dc 4.0 mhz xt osc mode dc 4.0 mhz hs osc mode (04) dc 20 mhz hs osc mode (20) dc 200 khz lp osc mode oscillator frequency (2) dc 4.0 mhz rc osc mode 0.455 4.0 mhz xt osc mode 4 4.0 mhz hs osc mode (04) 4 20 mhz hs osc mode (20) 5 200 khz lp osc mode 1t osc external clkin period (2) 250 ns xt osc mode 250 ns hs osc mode (04) 50 ns hs osc mode (20) 5.0 m s lp osc mode oscillator period (2) 250 ns rc osc mode 250 2,200 ns xt osc mode 250 250 ns hs osc mode (04) 50 250 ns hs osc mode (20) 5.0 200 m s lp osc mode * these parameters are characterized but not tested. note 1: data in the typical (?yp? column is at 5v, 25 c unless otherwise stated. these parameters are for design guidance only and are not tested. 2: all speci?d values are based on characterization data for that particular oscillator type under standard operating condi- tions with the device executing code. exceeding these speci?d limits may result in an unstable oscillator operation and/or higher than expected current consumption. when an external clock input is used, the ?ax cycle time limit is ?c (no clock) for all devices. 3: instruction cycle period (t cy ) equals four times the input oscillator time base period. osc1 clkout q4 q1 q2 q3 q4 q1 133 44 2
1998 microchip technology inc. preliminary ds30453b-page 179 pic16c54b/c54c/cr54b/cr54c/c55a/c56a/cr56a/c57c/cr57c/c58b/cr58b 2t cy instruction cycle time (3) 4/f osc 3 tosl, tosh clock in (osc1) low or high time 50* ns xt oscillator 20* ns hs oscillator 2.0* m s lp oscillator 4 tosr, tosf clock in (osc1) rise or fall time 25* ns xt oscillator 25* ns hs oscillator 50* ns lp oscillator table 19-2: external clock timing requirements - pic16c5x, pic16cr5x (con?) ac characteristics standard operating conditions (unless otherwise speci?d) operating temperature 0 c t a +70 c (commercial) ?0 c t a +85 c (industrial) ?0 c t a +125 c (extended) operating voltage v dd range is described in section 19.1, section 19.2 and section 19.3. parameter no. sym characteristic min typ (1) max units conditions * these parameters are characterized but not tested. note 1: data in the typical (?yp? column is at 5v, 25 c unless otherwise stated. these parameters are for design guidance only and are not tested. 2: all speci?d values are based on characterization data for that particular oscillator type under standard operating condi- tions with the device executing code. exceeding these speci?d limits may result in an unstable oscillator operation and/or higher than expected current consumption. when an external clock input is used, the ?ax cycle time limit is ?c (no clock) for all devices. 3: instruction cycle period (t cy ) equals four times the input oscillator time base period.
pic16c5x ds30453b-page 180 preliminary 1998 microchip technology inc. figure 19-3: clkout and i/o timing - pic16c5x, pic16cr5x table 19-3: clkout and i/o timing requirements - pic16c5x, pic16cr5x ac characteristics standard operating conditions (unless otherwise speci?d) operating temperature 0 c t a +70 c (commercial) ?0 c t a +85 c (industrial) ?0 c t a +125 c (extended) operating voltage v dd range is described in section 19.1, section 19.2 and section 19.3. parameter no. sym characteristic min typ (1) max units 10 tosh2ckl osc1 - to clkout (2) 15 30** ns 11 tosh2ckh osc1 - to clkout - (2) 15 30** ns 12 tckr clkout rise time (2) 5.0 15** ns 13 tckf clkout fall time (2) 5.0 15** ns 14 tckl2iov clkout to port out valid (2) 40** ns 15 tiov2ckh port in valid before clkout - (2) 0.25 t cy + 30* ns 16 tckh2ioi port in hold after clkout - (2) 0* ns 17 tosh2iov osc1 - (q1 cycle) to port out valid (3) 100* ns 18 tosh2ioi osc1 - (q2 cycle) to port input invalid (i/o in hold time) tbd ns 19 tiov2osh port input valid to osc1 - (i/o in setup time) tbd ns 20 tior port output rise time (3) 10 25** ns 21 tiof port output fall time (3) 10 25** ns * these parameters are characterized but not tested. ** these parameters are design targets and are not tested. no characterization data available at this time. note 1: data in the typical (?yp? column is at 5v, 25 c unless otherwise stated. these parameters are for design guidance only and are not tested. 2: measurements are taken in rc mode where clkout output is 4 x t osc . 3: see figure 19-1 for loading conditions. osc1 clkout i/o pin (input) i/o pin (output) q4 q1 q2 q3 10 13 14 17 20, 21 18 15 11 12 16 old value new value note: refer to figure 19-1 for load conditions. 19
1998 microchip technology inc. preliminary ds30453b-page 181 pic16c54b/c54c/cr54b/cr54c/c55a/c56a/cr56a/c57c/cr57c/c58b/cr58b figure 19-4: reset, watchdog timer, and device reset timer timing - pic16c5x, pic16cr5x table 19-4: reset, watchdog timer, and device reset timer - pic16c5x, pic16cr5x ac characteristics standard operating conditions (unless otherwise speci?d) operating temperature 0 c t a +70 c (commercial) ?0 c t a +85 c (industrial) ?0 c t a +125 c (extended) operating voltage v dd range is described in section 19.1, section 19.2 and section 19.3. parameter no. sym characteristic min typ (1) max units conditions 30 tmcl mclr pulse width (low) 1000* ns v dd = 5.0v 31 twdt watchdog timer time-out period (no prescaler) 9.0* 18* 30* ms v dd = 5.0v (commercial) 32 t drt device reset timer period 9.0* 18* 30* ms v dd = 5.0v (commercial) 34 tio z i/o hi-impedance from mclr low 100* 300* 1000* ns * these parameters are characterized but not tested. note 1: data in the typical (?yp? column is at 5v, 25 c unless otherwise stated. these parameters are for design guidance only and are not tested. v dd mclr internal por drt time-out internal reset watchdog timer reset 32 31 34 i/o pin 32 32 34 (note 1) note 1: i/o pins must be taken out of hi-impedance mode by enabling the output drivers in software. 30
pic16c5x ds30453b-page 182 preliminary 1998 microchip technology inc. figure 19-5: timer0 clock timings - pic16c5x, pic16cr5x table 19-5: timer0 clock requirements - pic16c5x, pic16cr5x ac characteristics standard operating conditions (unless otherwise speci?d) operating temperature 0 c t a +70 c (commercial) ?0 c t a +85 c (industrial) ?0 c t a +125 c (extended) operating voltage v dd range is described in section 19.1, section 19.2 and section 19.3. parameter no. sym characteristic min typ (1) max units conditions 40 tt0h t0cki high pulse width - no prescaler 0.5 t cy + 20* ns - with prescaler 10* ns 41 tt0l t0cki low pulse width - no prescaler 0.5 t cy + 20* ns - with prescaler 10* ns 42 tt0p t0cki period 20 or t cy + 40 * n ns whichever is greater. n = prescale value (1, 2, 4,..., 256) * these parameters are characterized but not tested. note 1: data in the typical (?yp? column is at 5v, 25 c unless otherwise stated. these parameters are for design guidance only and are not tested. t0cki 40 41 42
1998 microchip technology inc. preliminary ds30453b-page 183 pic16c54b/c54c/cr54b/cr54c/c55a/c56a/cr56a/c57c/cr57c/c58 20.0 dc and ac characteristics - pic16c54b/c54c/cr54b/cr54c/c55a/c56a/cr56a/c57c /cr57c/c58b/cr58b the graphs and tables provided in this section are for design guidance and are not tested. in some graphs or tables the data presented are outside speci?d operating range (e.g., outside speci?d v dd range). this is for information only and devices will operate properly only within the speci?d range. the data presented in this section is a statistical summary of data collected on units from different lots over a period of time. ?ypical represents the mean of the distribution while ?ax or ?in represents (mean + 3 s ) and (mean ?3 s ) respectively, where s is standard deviation. figure 20-1: typical rc oscillator frequency vs. temperature f osc f osc (25 c) 1.10 1.08 1.06 1.04 1.02 1.00 0.98 0.96 0.94 0.92 0.90 010 20253040506070 t( c) frequency normalized to +25 c v dd = 5.5 v v dd = 3.5 v rext 3 10 k w cext = 100 pf 0.88
pic16c5x ds30453b-page 184 preliminary 1998 microchip technology inc. table 20-1: rc oscillator frequencies cext rext average fosc @ 5 v, 25 c 20 pf 3.3 k 4.973 mhz 27% 5 k 3.82 mhz 21% 10 k 2.22 mhz 21% 100 k 262.15 khz 31% 100 pf 3.3 k 1.63 mhz 13% 5 k 1.19 mhz 13% 10 k 684.64 khz 18% 100 k 71.56 khz 25% 300 pf 3.3 k 660 khz 10% 5.0 k 484.1 khz 14% 10 k 267.63 khz 15% 160 k 29.44 khz 19% the frequencies are measured on dip packages. the percentage variation indicated here is part-to-part variation due to normal process distribution. the variation indicated is 3 standard deviation from average value for v dd = 5 v.
1998 microchip technology inc. preliminary ds30453b-page 185 pic16c54b/c54c/cr54b/cr54c/c55a/c56a/cr56a/c57c/cr57c/c58 figure 20-2: typical rc oscillator frequency vs. v dd , c ext = 20 p f figure 20-3: typical rc oscillator frequency vs. v dd , c ext = 100 p f 0.00 1.00 2.00 3.00 4.00 5.00 6.00 2.5 3 3.5 4 4.5 5 5.5 6 vdd(volts) fosc(mhz) r=3.3k r=5.0k r=10k r=100k cext=20pf, t=25c 0.00 0.20 0.40 0.60 0.80 1.00 1.20 1.40 1.60 1.80 2.5 3 3.5 4 4.5 5 5.5 6 vdd(volts) fosc(mhz) r=3.3k r=5.0k r=10k r=100k cext=100pf, t=25c
pic16c5x ds30453b-page 186 preliminary 1998 microchip technology inc. figure 20-4: typical rc oscillator frequency vs. v dd , c ext = 300 p f figure 20-5: typical i pd vs. v dd , watchdog disabled (25 c) 0.00 100.00 200.00 300.00 400.00 500.00 600.00 700.00 2.5 3 3.5 4 4.5 5 5.5 6 vdd(volts) fosc(khz) r=3.3k r=5.0k r=10k r=100k cext=300pf, t=25c 0 0.5 1 1.5 2 2.5 2.5 3 3.5 4 4.5 5 5.5 6 vdd(volts) ipd(na) ipd( m a)
1998 microchip technology inc. preliminary ds30453b-page 187 pic16c54b/c54c/cr54b/cr54c/c55a/c56a/cr56a/c57c/cr57c/c58 figure 20-6: typical i pd vs. v dd , watchdog enabled (25 c) figure 20-7: typical i pd vs. v dd , watchdog enabled ( 40 c, 85 c) vdd (volts) ipd (ua) 25 20 15 5 0 2.5 3 3.5 4.5 5.5 4 56 10 vdd (volts) ipd (ua) 35 25 15 5 0 2.5 3 3.5 4.5 5.5 4 56 10 30 20 (-40 c) (+85 c)
pic16c5x ds30453b-page 188 preliminary 1998 microchip technology inc. figure 20-8: v th (input threshold trip point voltage) of i/o pins vs. v dd figure 20-9: v ih , v il of mclr , t0cki and osc1 (in rc mode) vs. v dd figure 20-10: v th (input threshold trip point voltage) of osc1 input (in xt, hs, and lp modes) vs. v dd 2.00 1.80 1.60 1.40 1.20 1.00 2.5 3.0 3.5 4.0 4.5 5.0 v dd (volts) 0.80 0.60 5.5 6.0 typ (+25 c) v th (volts) 3.5 3.0 2.5 2.0 1.5 1.0 2.5 3.0 3.5 4.0 4.5 5.0 v dd (volts) 0.5 0.0 5.5 6.0 v ih , v il (volts) 4.0 4.5 v ih min (?0 c to +85 c) v ih max (?0 c to +85 c) v ih typ +25 c v il min (?0 c to +85 c) v il max (?0 c to +85 c) v il typ +25 c note: these input pins have schmitt trigger input buffers. 2.4 2.2 2.0 1.8 1.6 1.4 2.5 3.0 3.5 4.0 4.5 5.0 v dd (volts) 1.2 1.0 5.5 6.0 typ (+25 c) v th (volts) 2.6 2.8 3.0 3.2 3.4
1998 microchip technology inc. preliminary ds30453b-page 189 pic16c54b/c54c/cr54b/cr54c/c55a/c56a/cr56a/c57c/cr57c/c58 figure 20-11: typical i dd vs. frequency (wdt dis, rc mode @ 20 p f, 25 c) figure 20-12: typical i dd vs. frequency (wdt dis, rc mode @ 100 p f, 25 c) 10 100 1000 10000 100000 1000000 10000000 freq(hz) idd(ua) 2.5v 3.5v 4.5v 5.5v 10 100 1000 10000 10000 100000 1000000 10000000 freq(hz) idd(ua) 2.5v 3.5v 4.5v 5.5v
pic16c5x ds30453b-page 190 preliminary 1998 microchip technology inc. figure 20-13: typical i dd vs. frequency (wdt dis, rc mode @ 300 p f, 25 c) 10 100 1000 10000 10000 100000 1000000 freq(hz) idd(ua) 2.5v 3.5v 4.5v 5.5v
1998 microchip technology inc. preliminary ds30453b-page 191 pic16c54b/c54c/cr54b/cr54c/c55a/c56a/cr56a/c57c/cr57c/c58 figure 20-14: wdt timer time-out period vs. v dd 50 45 40 35 30 25 20 15 10 5 234567 v dd (volts) wdt period (ms) typ +125 c typ +85 c typ +25 c typ ?0 c table 20-2: input capacitance for pic16c54s/c56s/c58s pin typical capacitance (pf) 18l pdip 18l soic ra port 5.0 4.3 rb port 5.0 4.3 mclr 17.0 17.0 osc1 4.0 3.5 osc2/clkout 4.3 3.5 t0cki 3.2 2.8 all capacitance values are typical at 25 c. a part-to-part variation of 25% (three standard deviations) should be taken into account.
pic16c5x ds30453b-page 192 preliminary 1998 microchip technology inc. figure 20-15: i oh vs. v oh , v dd = 3 v figure 20-16: i oh vs. v oh , v dd = 5 v 0 ? ?0 ?5 ?0 ?5 0 0.5 1.0 1.5 2.0 2.5 v oh (volts) i oh (ma) min +85 c 3.0 typ +25 c max ?0 c 0 ?0 ?0 ?0 ?0 1.5 2.0 2.5 3.0 3.5 4.0 v oh (volts) i oh (ma) typ ?0 c 4.5 5.0 typ +85 c typ +125 c typ +25 c figure 20-17: i ol vs. v ol , v dd = 3 v figure 20-18: i ol vs. v ol , v dd = 5 v 45 40 35 30 25 20 15 10 5 0 0.0 0.5 1.0 1.5 2.0 2.5 v ol (volts) i ol (ma) min +85 c max ?0 c typ +25 c 3.0 90 80 70 60 50 40 30 20 10 0 0.0 0.5 1.0 1.5 2.0 2.5 v ol (volts) i ol (ma) min +85 c max ?0 c typ +25 c 3.0
1998 microchip technology inc. preliminary ds30453b-page 193 pic16c54b/c54c/cr54b/cr54c/c55a/c56a/cr56a/c57c/cr57c/c58 notes:
pic16c5x ds30453b-page 194 preliminary 1998 microchip technology inc. notes:
1998 microchip technology inc. preliminary ds30453b-page 195 pic16c5x 21.0 packaging information package type: k04-007 18-lead plastic dual in-line (p) ?300 mil * controlling parameter. ? dimension ?1 does not include dam-bar protrusions. dam-bar protrusions shall not exceed 0.003 (0.076 mm) per side or 0.006 (0.152 mm) more than dimension ?1. dimensions ? and ? do not include mold ?sh or protrusions. mold ?sh or protrusions shall not exceed 0.010 (0.254 mm) per side or 0.020 (0.508 mm) more than dimensions ? or ?. units inches* millimeters dimension limits min nom max min nom max pcb row spacing 0.300 7.62 number of pins n 18 18 pitch p 0.100 2.54 lower lead width b 0.013 0.018 0.023 0.33 0.46 0.58 upper lead width b1 ? 0.055 0.060 0.065 1.40 1.52 1.65 shoulder radius r 0.000 0.005 0.010 0.00 0.13 0.25 lead thickness c 0.005 0.010 0.015 0.13 0.25 0.38 top to seating plane a 0.110 0.155 0.155 2.79 3.94 3.94 top of lead to seating plane a1 0.075 0.095 0.115 1.91 2.41 2.92 base to seating plane a2 0.000 0.020 0.020 0.00 0.51 0.51 tip to seating plane l 0.125 0.130 0.135 3.18 3.30 3.43 package length d 0.890 0.895 0.900 22.61 22.73 22.86 molded package width e 0.245 0.255 0.265 6.22 6.48 6.73 radius to radius width e1 0.230 0.250 0.270 5.84 6.35 6.86 overall row spacing eb 0.310 0.349 0.387 7.87 8.85 9.83 mold draft angle top a 5 10 15 5 10 15 mold draft angle bottom b 5 10 15 5 10 15 r n 2 1 d e c eb b e1 a p a1 l b1 b a a2
pic16c5x ds30453b-page 196 preliminary 1998 microchip technology inc. package type: k04-070 28-lead skinny plastic dual in-line (sp) ?300 mil * controlling parameter. ? dimension ?1 does not include dam-bar protrusions. dam-bar protrusions shall not exceed 0.003 (0.076 mm) per side or 0.006 (0.152 mm) more than dimension ?1. dimensions ? and ? do not include mold ?sh or protrusions. mold ?sh or protrusions shall not exceed 0.010 (0.254 mm) per side or 0.020 (0.508 mm) more than dimensions ? or ?. 0.320 0.270 0.280 1.345 0.125 0.015 0.070 0.140 0.008 0.000 0.040 0.016 mold draft angle bottom mold draft angle top overall row spacing radius to radius width molded package width tip to seating plane base to seating plane top of lead to seating plane top to seating plane upper lead width lower lead width pcb row spacing package length lead thickness shoulder radius number of pins dimension limits pitch units e b eb e1 a a1 a2 l d a c r n b1 ? b p min min 0.295 0.288 5 5 10 0.350 0.283 10 0.380 0.295 15 15 0.090 1.365 0.130 0.020 0.150 0.010 0.005 nom inches* 28 0.053 0.019 0.100 0.300 1.385 0.135 0.025 0.110 0.160 0.012 0.010 0.065 0.022 max 7.49 7.30 7.11 8.89 7.18 5 8.13 6.86 5 10 10 15 15 9.65 7.49 34.67 3.30 0.51 2.29 3.81 0.25 0.13 1.33 0.48 2.54 7.62 millimeters 1.78 34.16 3.18 0.38 3.56 0.20 0.00 1.02 0.41 nom 2.79 35.18 3.43 0.64 4.06 0.30 0.25 max 28 1.65 0.56 n 1 2 r d e c eb b e1 a p l a1 b b1 a a2
1998 microchip technology inc. preliminary ds30453b-page 197 pic16c5x package type: k04-079 28-lead plastic dual in-line (p) ?600 mil * controlling parameter. ? dimension ?1 does not include dam-bar protrusions. dam-bar protrusions shall not exceed 0.003 (0.076 mm) per side or 0.006 (0.152 mm) more than dimension ?1. dimensions ? and ? do not include mold ?sh or protrusions. mold ?sh or protrusions shall not exceed 0.010 (0.254 mm) per side or 0.020 (0.508 mm) more than dimensions ? or ?. 0.640 0.567 0.505 1.380 0.115 0.015 0.081 0.160 0.008 0.000 0.040 0.014 min mold draft angle bottom mold draft angle top overall row spacing radius to radius width molded package width package length tip to seating plane base to seating plane top of lead to seating plane top to seating plane shoulder radius upper lead width lower lead width pcb row spacing dimension limits lead thickness number of pins pitch units d b a eb e1 e a a2 a1 l c r b1 ? p b n 1.465 1.395 10 10 5 5 0.660 0.577 0.550 0.680 0.587 0.555 15 15 28 0.173 0.125 0.023 0.101 0.012 0.005 0.050 inches* 0.600 0.016 0.100 nom 0.135 0.030 0.121 0.185 0.015 0.010 0.060 0.018 max 37.20 35.43 35.05 16.76 14.66 13.97 5 5 16.26 14.40 12.80 10 10 15 15 17.27 14.91 14.10 3.18 0.57 2.55 4.38 0.29 0.13 1.27 0.41 2.54 15.24 nom millimeters 4.06 2.92 0.38 2.04 0.00 0.20 1.02 0.36 min 4.70 3.43 0.76 3.06 0.38 0.25 1.52 28 0.46 max n 1 2 r d e c b eb e1 a p l a1 b a2 a b1
pic16c5x ds30453b-page 198 preliminary 1998 microchip technology inc. package type: k04-051 18-lead plastic small outline (so) ?wide, 300 mil 0.014 0.009 0.010 0.011 0.005 0.005 0.010 0.394 0.292 0.450 0.004 0.048 0.093 min n number of pins mold draft angle bottom mold draft angle top lower lead width chamfer distance outside dimension molded package width molded package length overall pack. height lead thickness radius centerline foot angle foot length gull wing radius shoulder radius standoff shoulder height b a r2 r1 e1 a2 a1 x f b ? c l1 l e d a dimension limits pitch units p 18 18 0 0 12 12 15 15 4 0.020 0 0.017 0.011 0.015 0.016 0.005 0.005 0.407 0.296 0.456 0.008 0.058 0.099 0.029 0.019 0.012 0.020 0.021 0.010 0.010 8 0.419 0.299 0.462 0.011 0.068 0.104 0 0 12 12 15 15 0.42 0.27 0.38 0.41 0.13 0.13 0.50 10.33 7.51 11.58 0.19 1.47 2.50 0.25 0 0.36 0.23 0.25 0.28 0.13 0.13 10.01 7.42 11.43 0.10 1.22 2.36 0.74 48 0.48 0.30 0.51 0.53 0.25 0.25 10.64 7.59 11.73 0.28 1.73 2.64 inches* 0.050 nom max 1.27 millimeters min nom max n 2 1 r2 r1 l1 l b c f x 45 d p b e e1 a a1 a2 a * controlling parameter. ? dimension ? does not include dam-bar protrusions. dam-bar protrusions shall not exceed 0.003 (0.076 mm) per side or 0.006 (0.152 mm) more than dimension ?. dimensions ? and ? do not include mold ?sh or protrusions. mold ?sh or protrusions shall not exceed 0.010 (0.254 mm) per side or 0.020 (0.508 mm) more than dimensions ? or ?.
1998 microchip technology inc. preliminary ds30453b-page 199 pic16c5x package type: k04-052 28-lead plastic small outline (so) ?wide, 300 mil min p pitch mold draft angle bottom mold draft angle top lower lead width radius centerline gull wing radius shoulder radius chamfer distance outside dimension molded package width molded package length shoulder height overall pack. height lead thickness foot angle foot length standoff number of pins b a b ? c f x a2 a1 a n e1 l l1 r1 r2 e d dimension limits units 1.27 0.050 8 12 12 0.017 0 0.014 0 0.019 15 15 0.011 0.015 0.016 0.005 0.005 0.020 0.407 0.296 0.706 0.008 0.058 0.099 28 0.394 0.011 0.009 0.010 0 0.005 0.005 0.010 0.292 0.700 0.004 0.048 0.093 0.419 0.012 0.020 0.021 0.010 0.010 0.029 48 0.299 0.712 0.011 0.068 0.104 0.36 0 0 12 12 0.42 15 15 0.48 10.33 17.93 10.01 0.23 0.25 0.28 0.13 0.13 0.25 0 7.42 0.10 1.22 2.36 17.78 10.64 0.41 4 0.27 0.38 0.13 0.13 0.50 0.53 0.30 0.51 0.25 0.25 0.74 7.51 0.19 28 2.50 1.47 18.08 7.59 0.28 2.64 1.73 nom inches* max nom millimeters min max n 1 2 r1 r2 d p b e1 e l1 l c b 45 x f a1 a a a2 * controlling parameter. ? dimension ? does not include dam-bar protrusions. dam-bar protrusions shall not exceed 0.003 (0.076 mm) per side or 0.006 (0.152 mm) more than dimension ?. dimensions ? and ? do not include mold ?sh or protrusions. mold ?sh or protrusions shall not exceed 0.010 (0.254 mm) per side or 0.020 (0.508 mm) more than dimensions ? or ?.
pic16c5x ds30453b-page 200 preliminary 1998 microchip technology inc. package type: k04-072 20-lead plastic shrink small outine (ss) ?5.30 mm min p pitch mold draft angle bottom mold draft angle top lower lead width radius centerline gull wing radius shoulder radius outside dimension molded package width molded package length shoulder height overall pack. height lead thickness foot angle foot length standoff number of pins b a c f a2 a1 a n e1 b ? l1 r2 l r1 e d dimension limits units 0.65 0.026 8 0 0 5 510 10 0.012 0.007 0.005 0.020 0.005 0.005 0.306 0.208 0.283 0.005 0.036 0.073 20 0.301 0 0.010 0.005 0.000 0.015 0.005 0.005 0.205 0.278 0.002 0.026 0.068 0.311 0.015 0.009 0.010 0.025 0.010 0.010 48 0.212 0.289 0.008 0.046 0.078 0 05 510 10 7.65 0.25 0.13 0.00 0.38 0.13 0.13 0 5.20 7.07 0.05 0.66 1.73 7.90 7.78 4 0.32 0.18 0.13 0.13 0.51 0.13 0.38 0.22 0.25 0.25 0.64 0.25 5.29 7.20 0.13 20 1.86 0.91 5.38 7.33 0.21 1.99 1.17 nom inches max nom millimeters* min max n 1 2 r1 r2 d p b e1 e l1 l c b f a a1 a a2 * controlling parameter. ? dimension ? does not include dam-bar protrusions. dam-bar protrusions shall not exceed 0.003 (0.076 mm) per side or 0.006 (0.152 mm) more than dimension ?. dimensions ? and ? do not include mold ?sh or protrusions. mold ?sh or protrusions shall not exceed 0.010 (0.254 mm) per side or 0.020 (0.508 mm) more than dimensions ? or ?.
1998 microchip technology inc. preliminary ds30453b-page 201 pic16c5x package type: k04-073 28-lead plastic shrink small outline (ss) ?5.30 mm dimension limits mold draft angle bottom mold draft angle top lower lead width lead thickness radius centerline gull wing radius shoulder radius outside dimension molded package width molded package length shoulder height overall pack. height number of pins foot angle foot length standoff pitch b a b ? e l c l1 f r1 r2 e1 a2 d a1 a n p units max nom min max nom min 10 10 0.38 0.22 0.25 0.64 0.25 0.25 7.90 5.38 10.33 0.21 1.17 1.99 0.012 0 0.010 0 5 5 10 0.015 10 0.007 0.005 0.020 0.005 0.005 0.306 0.208 0.402 0.005 0.036 0.073 0.026 0.205 0.015 0.005 0.000 0 0.005 0.005 0.301 0.396 0.002 0.026 0.068 0.212 4 0.025 0.009 0.010 8 0.010 0.010 0.311 28 0.407 0.008 0.046 0.078 0.25 0 0 5 0.32 5 5.20 0.13 0.00 0.38 0.13 0.13 7.65 0 10.07 0.05 0.66 1.73 5.29 0.51 0.18 0.13 4 0.13 0.13 7.78 10.20 0.13 0.91 1.86 0.65 28 8 inches millimeters* n 1 2 r1 r2 d p b e e1 l l1 b c f a a1 a2 a * controlling parameter. ? dimension ? does not include dam-bar protrusions. dam-bar protrusions shall not exceed 0.003 (0.076 mm) per side or 0.006 (0.152 mm) more than dimension ?. dimensions ? and ? do not include mold ?sh or protrusions. mold ?sh or protrusions shall not exceed 0.010 (0.254 mm) per side or 0.020 (0.508 mm) more than dimensions ? or ?.
pic16c5x ds30453b-page 202 preliminary 1998 microchip technology inc. package type: k04-010 18-lead ceramic dual in-line with window (jw) ?300 mil * controlling parameter. n 2 1 r min window length window width overall row spacing radius to radius width package width package length tip to seating plane base to seating plane top of lead to seating plane top to seating plane lead thickness shoulder radius upper lead width lower lead width number of pins pcb row spacing dimension limits pitch units eb w2 w1 l e e1 d a1 a2 a b c r b1 n p 0.15 7.24 7.87 0.76 3.33 4.83 0.30 0.38 1.52 0.53 2.59 0.200 0.140 0.385 0.270 0.298 0.900 0.138 0.023 0.111 0.183 0.190 0.130 0.345 0.125 0.255 0.285 0.880 0.015 0.091 0.175 0.210 0.150 0.425 0.150 0.285 0.310 0.920 0.030 0.131 0.190 0.010 0.013 0.055 0.019 0.100 0.300 nom 0.016 0.008 0.010 0.050 0.098 inches* max 18 0.021 0.012 0.015 0.060 0.102 22.86 0.19 0.13 8.76 6.48 7.24 22.35 3.18 0.00 2.31 4.45 0.2 0.14 9.78 10.80 0.21 3.49 6.86 7.56 0.57 2.82 4.64 3.81 23.37 nom millimeters min 0.20 0.25 1.27 0.41 2.49 max 0.47 0.25 0.32 1.40 2.54 18 7.62 d w2 e w1 c eb e1 p l a1 b b1 a a2
1998 microchip technology inc. preliminary ds30453b-page 203 pic16c5x package type: k04-013 28-lead ceramic dual in-line with window (jw) ?600 mil * controlling parameter. n 1 2 r min window diameter overall row spacing radius to radius width package width package length tip to seating plane base to seating plane top of lead to seating plane top to seating plane lead thickness shoulder radius upper lead width lower lead width number of pins pcb row spacing dimension limits units pitch w eb e1 a2 d e l a a1 c r b1 b p n 7.37 1.52 3.70 5.08 0.30 0.25 1.65 0.53 2.59 0.280 0.660 0.580 0.520 1.460 0.138 0.038 0.128 0.185 0.010 0.270 0.610 0.560 0.015 0.514 1.430 0.125 0.110 0.170 0.008 0.290 0.710 0.600 0.060 0.526 1.490 0.150 0.146 0.200 0.012 0.005 0.058 0.019 0.100 0.600 inches* 0.098 0.000 0.050 0.016 nom max 28 0.102 0.010 0.065 0.021 37.08 6.86 15.49 14.22 13.06 36.32 3.18 0.00 2.78 4.32 0.20 7.11 16.76 14.73 18.03 15.24 0.95 3.49 13.21 3.24 4.70 0.25 13.36 37.85 3.81 nom millimeters 0.00 1.27 0.41 2.49 min 2.54 0.13 1.46 0.47 28 15.24 max d e w c e1 eb p a1 l b1 b a2 a
pic16c5x ds30453b-page 204 preliminary 1998 microchip technology inc. 21.1 p ac ka g e marking inf ormation mmmmmmmmmmmmmmmmm mmmmmmmmmmmmmmmmm aabbcde 18-lead pdip 28-lead skinny pdip (.300") aabbcde pic16c56- rci/p456 9823 cba example example rci/p456 9823 cba pic16c55- aabbcde 28-lead pdip (.600") xti/p126 9842 cda example pic16c55- mmmmmmmmmmmmmmmmm mmmmmmmmmmmmmmmmm mmmmmmmmmmmmmmm mmmmmmmmmmmmmmm mmmmmmmmmmmmmmm 18-lead soic mmmmmmmmmmmm aabbcde 28-lead soic aabbcde mmmmmmmmmmmmmmmmmmmm 20-lead ssop aabbcde mmmmmmmmmmm example pic16c54- 9818 cdk xti/s0218 example 9815 cbk pic16c57- example xti/218 9820 cbp pic16c54 28-lead ssop aabbcde mmmmmmmmmmmm example 9825 cbk pic16c57- xt/ss123 mmmmmmmmmmmm mmmmmmmmmmmm mmmmmmmmmmmmmmmmmmmm xt/so mmmmmmmmmmm mmmmmmmmmmmm
1998 microchip technology inc. preliminary ds30453b-page 205 pic16c5x mmmmmmmm mmmmmmmm aabbcde 18-lead cerdip windowed 28-lead cerdip windowed 9801 cba example example pic16c54 /jw mmmmmmmmmmmmmm aabbcde 28-lead cerdip skinny windowed pic16c57 /jw 9838 cct example legend: mm...m microchip part number information xx...x customer speci? information* aa year code (last 2 digits of calendar year) bb week code (week of january 1 is week ?1? c facility code of the plant at which wafer is manufactured o = outside vendor c = 5 line s = 6 line h = 8 line d mask revision number e assembly code of the plant or country of origin in which part was assembled note : in the event the full microchip part number cannot be marked on one line, it will be carried over to the next line thus limiting the number of available characters for customer speci? information. * standard otp marking consists of microchip part number, year code, week code, facility code, mask rev#, and assembly code. for otp marking beyond this, certain price adders apply. please check with your microchip sales of?e. for qtp devices, any special marking adders are included in qtp price. mmmmmmmmmmmmmm mmmmmmmmmmm aabbcde mmmmmmmmmmm pic16c57 /jw 9838 cba
pic16c5x ds30453b-page 206 preliminary 1998 microchip technology inc. notes:
1998 microchip technology inc. preliminary ds30453b-page 207 pic16c5x appendix a: compatibility to convert code written for pic16cxx to pic16c5x, the user should take the following steps: 1. check any call , goto or instructions that modify the pc to determine if any program memory page select operations (pa2, pa1, pa0 bits) need to be made. 2. revisit any computed jump operations (write to pc or add to pc, etc.) to make sure page bits are set properly under the new scheme. 3. eliminate any special function register page switching. rede?e data variables to reallocate them. 4. verify all writes to status, option, and fsr registers since these have changed. 5. change reset vector to proper value for processor used. 6. remove any use of the addlw and sublw instructions. 7. rewrite any code segments that use interrupts.
pic16c5x ds30453b-page 208 preliminary 1998 microchip technology inc. notes:
1998 microchip technology inc. preliminary ds30453b-page 209 pic16c5x index a absolute maximum ratings ................................... 59, 67, 89 .......................................................... 103, 117, 131, 145, 171 alu ...................................................................................... 9 applications .......................................................................... 5 architectural overview ......................................................... 9 assembler mpasm assembler .................................................... 56 b block diagram on-chip reset circuit ................................................ 36 pic16c5x series ....................................................... 10 timer0 ........................................................................ 27 tmr0/wdt prescaler ................................................ 30 watchdog timer ......................................................... 40 brown-out protection circuit ............................................. 41 c carry bit ............................................................................... 9 clocking scheme ............................................................... 13 code protection ........................................................... 31, 42 configuration bits ............................................................... 31 configuration word ............................................................ 31 PIC16C52/c54/c54a/c55/c56/c57/c58a ................ 32 pic16cr54a/c54b/cr54b/c56a/cr56a/ cr57b/c58b/cr58a/cr58b .................................... 31 d dc and ac characteristics - pic16c54/55/56/57 ............. 81 dc and ac characteristics - pic16c54a/cr57b/c58a/cr58a ................................... 159 dc and ac characteristics - pic16c54b/cr54b/c56a/cr56a/c58b/cr58b ............ 183 dc characteristics ......................... 60, 61, 69, 70, 71, 72, 73 .................................................... 91, 105, 119, 133, 147, 173 development support ........................................................ 55 development tools ............................................................ 55 device varieties ................................................................... 7 digit carry bit ....................................................................... 9 e electrical characteristics PIC16C52 .................................................................. 59 pic16c54/55/56/57 ................................................... 67 pic16c54a .............................................................. 103 pic16c54b/cr54b/c56a/cr56a/c58b/cr58b .... 171 pic16c58a .............................................................. 131 pic16cr54a ............................................................. 89 pic16cr57b ........................................................... 117 pic16cr58a ........................................................... 145 errata ................................................................................... 4 external power-on reset circuit ....................................... 37 f family of devices pic16c5x .................................................................... 6 features ............................................................................... 1 fsr .................................................................................... 36 fsr register ..................................................................... 24 fuzzy logic dev. system ( fuzzy tech -mp) ................... 57 i i/o interfacing .................................................................... 25 i/o ports ............................................................................. 25 i/o programming considerations ...................................... 26 icepic low-cost pic16cxxx in-circuit emulator ........... 55 id locations ................................................................. 31, 42 indf .................................................................................. 36 indf register .................................................................... 24 indirect data addressing ................................................... 24 instruction cycle ................................................................ 13 instruction flow/pipelining ................................................. 13 instruction set summary ................................................... 43 k keeloq evaluation and programming tools .................. 57 l loading of pc .............................................................. 22, 23 m mclr ................................................................................ 36 memory map ...................................................................... 15 PIC16C52 .................................................................. 15 pic16c54s/cr54s/c55s ........................................... 15 pic16c56s/cr56s .................................................... 15 pic16c57s/cr57s/c58s ........................................... 16 memory organization ........................................................ 15 data memory ............................................................. 17 program memory ....................................................... 15 mp-driveway - application code generator ................. 57 mplab c ........................................................................... 57 mplab integrated development environment software ............................................................................ 56 o one-time-programmable (otp) devices ............................7 option ............................................................................. 36 option register .............................................................. 21 osc selection .................................................................... 31 oscillator configurations ................................................... 33 oscillator types hs .............................................................................. 33 lp .............................................................................. 33 rc ............................................................................. 33 xt .............................................................................. 33 p package marking information .......................................... 204 packaging information ..................................................... 195 pc ...................................................................................... 22 pcl .................................................................................... 36 pic16c54/55/56/57 product identification system ......... 214 pic16c5x product identification system ........................ 213 picdem-1 low-cost picmicro demo board .................... 56 picdem-2 low-cost pic16cxx demo board .................. 56 picdem-3 low-cost pic16cxxx demo board ............... 56 picmaster in-circuit emulator .................................... 55 picstart plus entry level development system ........ 55 pin configurations ................................................................2 pinout description - PIC16C52s, pic16c54s, pic16cr54s, pic16c56s, pic16cr56s, pic16c58s, pic16cr58s ................................................. 11 pinout description - pic16c55s, pic16c57s, pic16cr57s ...................................................................... 12 por device reset timer (drt) .................................. 31, 39 pd ........................................................................ 35, 41 power-on reset (por) ................................. 31, 36, 37 to ........................................................................ 35, 41 porta ........................................................................ 25, 36
pic16c5x ds30453b-page 210 preliminary 1998 microchip technology inc. portb ......................................................................... 25, 36 portc ......................................................................... 25, 36 power-down mode (sleep) .............................................. 42 prescaler ............................................................................ 30 pro mate ii universal programmer .............................. 55 program counter ................................................................ 22 q q cycles ............................................................................. 13 quick-turnaround-production (qtp) devices ..................... 7 r rc oscillator ...................................................................... 34 read only memory (rom) devices ..................................... 7 read-modify-write ............................................................. 26 register file map PIC16C52, pic16c54s, pic16cr54s, pic16c55s, pic16c56s, pic16cr56s ..................... 17 pic16c57s/cr57s ..................................................... 18 pic16c58s/cr58s ..................................................... 18 registers special function ........................................................ 19 reset ............................................................................ 31, 35 reset on brown-out ........................................................... 41 s seeval evaluation and programming system .............. 57 serialized quick-turnaround-production (sqtp) devices ................................................................... 7 sleep .......................................................................... 31, 42 software simulator (mplab-sim) ...................................... 57 special features of the cpu .............................................. 31 special function registers ................................................ 19 stack .................................................................................. 23 status ............................................................................. 36 status register ........................................................... 9, 20 t timer0 switching prescaler assignment ................................ 30 timer0 (tmr0) module .............................................. 27 tmr0 with external clock .......................................... 29 timing diagrams and specifications ...................... 63, 75, 97 .......................................................... 111, 125, 139, 153, 178 timing parameter symbology and load conditions ............. 62, 74, 96, 110, 124, 138, 152, 177 tmr0 ................................................................................. 36 tris ................................................................................... 36 tris registers ................................................................... 25 u uv erasable devices ........................................................... 7 w w ........................................................................................ 36 wake-up from sleep ........................................................ 42 watchdog timer (wdt) ............................................... 31, 39 period ......................................................................... 39 programming considerations .................................... 39 www, on-line support ....................................................... 4 z zero bit ................................................................................. 9
1998 microchip technology inc. ds30453b-page 211 pic16c5x systems information and upgrade hot line the systems information and upgrade line provides system users a listing of the latest versions of all of microchip's development systems software products. plus, this line provides information on how customers can receive any currently available upgrade kits.the hot line numbers are: 1-800-755-2345 for u.s. and most of canada, and 1-602-786-7302 for the rest of the world. trademarks: the microchip name, logo, pic, picstart, picmaster and pro mate are registered trademarks of microchip technology incorporated in the u.s.a. and other countries. picmicro, flex rom, mplab and fuzzy- lab are trademarks and sqtp is a service mark of micro- chip in the u.s.a. all other trademarks mentioned herein are the property of their respective companies. on-line support microchip provides on-line support on the microchip world wide web (www) site. the web site is used by microchip as a means to make ?es and information easily available to customers. to view the site, the user must have access to the internet and a web browser, such as netscape or microsoft explorer. files are also available for ftp download from our ftp site. connecting to the microchip internet web site the microchip web site is available by using your favorite internet browser to attach to: www.microchip.com the ?e transfer site is available by using an ftp ser- vice to connect to: ftp://ftp.futureone.com/pub/microchip the web site and ?e transfer site provide a variety of services. users may download ?es for the latest development tools, data sheets, application notes, user's guides, articles and sample programs. a vari- ety of microchip speci? business information is also available, including listings of microchip sales of?es, distributors and factory representatives. other data available for consideration is: latest microchip press releases technical support section with frequently asked questions design tips device errata job postings microchip consultant program member listing links to other useful web sites related to microchip products conferences for products, development systems, technical information and more listing of seminars and events 980106
pic16c5x ds30453b-page 212 1998 microchip technology inc. reader response it is our intention to provide you with the best documentation possible to ensure successful use of your microchip prod- uct. if you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please fax your comments to the technical publications manager at (602) 786-7578. please list the following information, and use this outline to provide us with your comments about this data sheet. 1. what are the best features of this document? 2. how does this document meet your hardware and software development needs? 3. do you ?d the organization of this data sheet easy to follow? if not, why? 4. what additions to the data sheet do you think would enhance the structure and subject? 5. what deletions from the data sheet could be made without affecting the overall usefulness? 6. is there any incorrect or misleading information (what and where)? 7. how would you improve this document? 8. how would you improve our software, systems, and silicon products? to : technical publications manager re: reader response total pages sent from: name company address city / state / zip / country telephone: (_______) _________ - _________ application (optional): would you like a reply? y n device: literature number: questions: fax: (______) _________ - _________ ds30453b pic16c5x
1998 microchip technology inc. preliminary ds30453b-page 213 pic16c5x pic16c5x product identification system to order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales of?e. p ar t no . -xx x /xx xxx pattern package temperature range frequency range device device pic16c5x (2) , pic16c5xt (3) pic16lc5x (2) , pic16lc5xt (3) pic16cr5x (2) , pic16cr5xt (3) pic16lcr5x (2) , pic16lcr5xt (3) pic16lv5x (2) , pic16lv5xt (3) frequency range 02 04 10 20 b (1) = 2 mhz = 4 mhz = 10 mhz = 20 mhz = no type for jw (4) devices temperature range b (1) i e =0 c to +70 c (commercial) = -40 c to +85 c (industrial) = -40 c to +125 c (automotive) package jw p so sp ss = windowed cerdip = pdip = soic (gull wing, 300 mil body) = skinny pdip (28-pin, 300 mil body) = ssop (209 mil body) pattern 3-digit pattern code for qtp, rom (blank otherwise) examples: a) pic16c54a -04/p 301 = commercial temp., pdip package, 4mhz, normal v dd limitis, qtp pattern #301. b) pic16lc58a - 04i/so = industrial temp., soic package, 4mhz, extended v dd limits. c) pic16cr54a - 10i/p355 = rom program memory, industrial temp., pdip package, 10mhz, normal v dd limits. note 1: b = blank 2: c = standard v dd range lc = extended v dd range cr = rom version, standard v dd range lcr = rom version, extended v dd range lv = low voltage v dd range 3: t = in tape and reel - soic, ssop packages only. 4: uv erasable devices are tested to all available voltage/frequency options. erased devices are oscillator type 04. the user can select 04, 10 or 20 oscillators by programmng the appro- priate con?uration bits.
ds30453b-page 214 preliminary 1998 microchip technology inc. pic16c5x pic16c54/55/56/57 product identification system to order or obtain information (e.g., on pricing or delivery) refer to the factory or the listed sales of?e. p ar t no . -xx x /xx xxx pattern package temperature range oscillator type device device pic16c54, pic16c54t (2) pic16c55, pic16c55t (2) pic16c56, pic16c56t (2) pic16c57, pic16c57t (2) oscillator type rc lp xt hs 10 b (1) = resistor capacitor = low power crystal = standard crystal/resonator = high speed crystal = 10 mhz crystal = no type for jw (3) devices temperature range b (1) i e =0 c to +70 c (commercial) = -40 c to +85 c (industrial) = -40 c to +125 c (automotive) package jw p s so sp ss = windowed cerdip = pdip = die in waf? pack = soic (gull wing, 300 mil body) = skinny pdip (28 pin, 300 mil body) = ssop (209 mil body) pattern 3-digit pattern code for qtp (blank otherwise) examples: a) pic16c54 - xt/pxxx = "xt" oscillator, commercial temp., pdip, qtp pattern. b) pic16c55 - xti/so = "xt" oscillator, industrial temp., soic (otp device) c) pic16c55 /jw = commercial temp. cerdip with window. d) pic16c57 - rc/s = "rc" oscillator, com- mercial temp., dice in waf? pack. note 1: b = blank 2: t = in tape and reel - soic, ssop packages only. 3: uv erasable devices are tested to all available voltage/frequency options. erased devices are oscillator type rc. the user can select rc, lp, xt or hs oscillators by programming the appro- priate con?uration bits. sales and suppor t products supported by a preliminary data sheet may possibly have an errata sheet describing minor operational differences and recommended workarounds. to determine if an errata sheet exists for a particular device, please contact one of the following: your local microchip sales ofce (see below) the microchip corporate literature center u.s. fax: (602) 786-7277 please specify which device, revision of silicon and data sheet (include literature #) you are using. for latest version information and upgrade kits for microchip development tools, please call 1-800-755-2345 or 1-602-786-7302. 1. 2.
1998 microchip technology inc. preliminary ds30453b-page 215 pic16c5x notes:
pic16c5x ds30453b-page 216 1998 microchip technology inc.
? 2002 microchip technology inc. information contained in this publication regarding device applications and the like is intended through suggestion only and may be superseded by updates. it is your responsibility to ensure that your application meets with your specifications. no representation or warranty is given and no liability is assumed by microchip technology incorporated with respect to the accuracy or use of such information, or infringement of patents or other intellectual property rights arising from such use or otherwise. use of microchip?s products as critical com- ponents in life support systems is not authorized except with express written approval by microchip. no licenses are con- veyed, implicitly or otherwise, under any intellectual property rights. trademarks the microchip name and logo, the microchip logo, filterlab, k ee l oq , microid, mplab, pic, picmicro, picmaster, picstart, pro mate, seeval and the embedded control solutions company are registered trademarks of microchip tech- nology incorporated in the u.s.a. and other countries. dspic, economonitor, fansense, flexrom, fuzzylab, in-circuit serial programming, icsp, icepic, microport, migratable memory, mpasm, mplib, mplink, mpsim, mxdev, picc, picdem, picdem.net, rfpic, select mode and total endurance are trademarks of microchip technology incorporated in the u.s.a. serialized quick turn programming (sqtp) is a service mark of microchip technology incorporated in the u.s.a. all other trademarks mentioned herein are property of their respective companies. ? 2002, microchip technology incorporated, printed in the u.s.a., all rights reserved. printed on recycled paper. microchip received qs-9000 quality system certification for its worldwide headquarters, design and wafer fabrication facilities in chandler and tempe, arizona in july 1999. the company?s quality system processes and procedures are qs-9000 compliant for its picmicro ? 8-bit mcus, k ee l oq ? code hopping devices, serial eeproms and microperipheral products. in addition, microchip ? s quality system for the design and manufacture of development systems is iso 9001 certified. note the following details of the code protection feature on picmicro ? mcus. the picmicro family meets the specifications contained in the microchip data sheet. microchip believes that its family of picmicro microcontrollers is one of the most secure products of its kind on the market to day, when used in the intended manner and under normal conditions. there are dishonest and possibly illegal methods used to breach the code protection feature. all of these methods, to our knowl - edge, require using the picmicro microcontroller in a manner outside the operating specifications contained in the data sheet. the person doing so may be engaged in theft of intellectual property. microchip is willing to work with the customer who is concerned about the integrity of their code. neither microchip nor any other semiconductor manufacturer can guarantee the security of their code. code protection does not mean that we are guaranteeing the product as ? unbreakable ? . code protection is constantly evolving. we at microchip are committed to continuously improving the code protection features of our product. if you have any further questions about this matter, please contact the local sales office nearest to you.
? 2002 microchip technology inc. m americas corporate office 2355 west chandler blvd. chandler, az 85224-6199 tel: 480-792-7200 fax: 480-792-7277 technical support: 480-792-7627 web address: http://www.microchip.com rocky mountain 2355 west chandler blvd. chandler, az 85224-6199 tel: 480-792-7966 fax: 480-792-7456 atlanta 500 sugar mill road, suite 200b atlanta, ga 30350 tel: 770-640-0034 fax: 770-640-0307 boston 2 lan drive, suite 120 westford, ma 01886 tel: 978-692-3848 fax: 978-692-3821 chicago 333 pierce road, suite 180 itasca, il 60143 tel: 630-285-0071 fax: 630-285-0075 dallas 4570 westgrove drive, suite 160 addison, tx 75001 tel: 972-818-7423 fax: 972-818-2924 detroit tri-atria office building 32255 northwestern highway, suite 190 farmington hills, mi 48334 tel: 248-538-2250 fax: 248-538-2260 kokomo 2767 s. albright road kokomo, indiana 46902 tel: 765-864-8360 fax: 765-864-8387 los angeles 18201 von karman, suite 1090 irvine, ca 92612 tel: 949-263-1888 fax: 949-263-1338 new york 150 motor parkway, suite 202 hauppauge, ny 11788 tel: 631-273-5305 fax: 631-273-5335 san jose microchip technology inc. 2107 north first street, suite 590 san jose, ca 95131 tel: 408-436-7950 fax: 408-436-7955 toronto 6285 northam drive, suite 108 mississauga, ontario l4v 1x5, canada tel: 905-673-0699 fax: 905-673-6509 asia/pacific australia microchip technology australia pty ltd suite 22, 41 rawson street epping 2121, nsw australia tel: 61-2-9868-6733 fax: 61-2-9868-6755 china - beijing microchip technology consulting (shanghai) co., ltd., beijing liaison office unit 915 bei hai wan tai bldg. no. 6 chaoyangmen beidajie beijing, 100027, no. china tel: 86-10-85282100 fax: 86-10-85282104 china - chengdu microchip technology consulting (shanghai) co., ltd., chengdu liaison office rm. 2401, 24th floor, ming xing financial tower no. 88 tidu street chengdu 610016, china tel: 86-28-6766200 fax: 86-28-6766599 china - fuzhou microchip technology consulting (shanghai) co., ltd., fuzhou liaison office unit 28f, world trade plaza no. 71 wusi road fuzhou 350001, china tel: 86-591-7503506 fax: 86-591-7503521 china - shanghai microchip technology consulting (shanghai) co., ltd. room 701, bldg. b far east international plaza no. 317 xian xia road shanghai, 200051 tel: 86-21-6275-5700 fax: 86-21-6275-5060 china - shenzhen microchip technology consulting (shanghai) co., ltd., shenzhen liaison office rm. 1315, 13/f, shenzhen kerry centre, renminnan lu shenzhen 518001, china tel: 86-755-2350361 fax: 86-755-2366086 hong kong microchip technology hongkong ltd. unit 901-6, tower 2, metroplaza 223 hing fong road kwai fong, n.t., hong kong tel: 852-2401-1200 fax: 852-2401-3431 india microchip technology inc. india liaison office divyasree chambers 1 floor, wing a (a3/a4) no. 11, o?shaugnessey road bangalore, 560 025, india tel: 91-80-2290061 fax: 91-80-2290062 japan microchip technology japan k.k. benex s-1 6f 3-18-20, shinyokohama kohoku-ku, yokohama-shi kanagawa, 222-0033, japan tel: 81-45-471- 6166 fax: 81-45-471-6122 korea microchip technology korea 168-1, youngbo bldg. 3 floor samsung-dong, kangnam-ku seoul, korea 135-882 tel: 82-2-554-7200 fax: 82-2-558-5934 singapore microchip technology singapore pte ltd. 200 middle road #07-02 prime centre singapore, 188980 tel: 65-334-8870 fax: 65-334-8850 taiwan microchip technology taiwan 11f-3, no. 207 tung hua north road taipei, 105, taiwan tel: 886-2-2717-7175 fax: 886-2-2545-0139 europe denmark microchip technology nordic aps regus business centre lautrup hoj 1-3 ballerup dk-2750 denmark tel: 45 4420 9895 fax: 45 4420 9910 france microchip technology sarl parc d?activite du moulin de massy 43 rue du saule trapu batiment a - ler etage 91300 massy, france tel: 33-1-69-53-63-20 fax: 33-1-69-30-90-79 germany microchip technology gmbh gustav-heinemann ring 125 d-81739 munich, germany tel: 49-89-627-144 0 fax: 49-89-627-144-44 italy microchip technology srl centro direzionale colleoni palazzo taurus 1 v. le colleoni 1 20041 agrate brianza milan, italy tel: 39-039-65791-1 fax: 39-039-6899883 united kingdom arizona microchip technology ltd. 505 eskdale road winnersh triangle wokingham berkshire, england rg41 5tu tel: 44 118 921 5869 fax: 44-118 921-5820 01/18/02 w orldwide s ales and s ervice

▲Up To Search▲

Price & Availability of PIC16C52

	To Download PIC16C52 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .